-
add1A
用于实现锁相光子计数技术的累加器,verilog语言(Accumulator achieve specific cases for accumulator lock detection of photon counting technique)
- 2016-04-09 11:13:25下载
- 积分:1
-
dw_apb_rtc_db
verilog实现rtc文档,可用于实现RTC。(verilog realize rtc document can be used to implement the RTC.)
- 2016-04-05 22:39:37下载
- 积分:1
-
4-to-1
4选1数据选择器,有使能端控制,4个数据输入,2个地址端,1个输出(4 1 data selector, enable end control, four data inputs, two addresses end, an output)
- 2012-10-15 18:48:38下载
- 积分:1
-
3Verilog语言要素
说明: Verilog学习文档,介绍基本知识点,语言要素(for learning Verilog)
- 2020-03-24 10:01:15下载
- 积分:1
-
c4gx_f896_host_ddr2a_odt
ALTERA PCIE FPGA开发板(EP4C平台)DDR2内存测试代码(ALTERA PCIE FPGA development board (EP4C platform) DDR2 memory test code)
- 2011-09-07 11:57:21下载
- 积分:1
-
altera 公司的15IP源码
亲自测试还不错 有DIV, CONTER
altera 公司的15IP源码
亲自测试还不错 有DIV, CONTER-ALTERA the 15IP source personally tests are also good DIV, CONTER
- 2022-03-13 02:56:46下载
- 积分:1
-
CAN总线开发代码 can-sja1000
CAN总线开发代码,FPGA与sja1000通信,可实现CAN的接收和发送。(The FPGA and the sja1000 CAN bus development code, communication, which CAN realize the CAN send and receive.)
- 2021-04-14 17:08:55下载
- 积分:1
-
使用正弦波Modelsim仿真生成程序
用modelsim仿真一个正弦波产生程序-modelsim simulation using a sine wave generated procedures
- 2022-08-20 03:57:11下载
- 积分:1
-
vlog_flash_20090712.tar
说明: NAND FLASH的多个仿真模型,可以用于接口设计的测试(NAND FLASH multiple simulation model that can be used for the test interface design)
- 2009-08-05 21:14:07下载
- 积分:1
-
maxplus2 VHDL development environment for the preparation of the keyboard proced...
maxplus2为开发环境 vhdl编写的 键盘 程序-maxplus2 VHDL development environment for the preparation of the keyboard procedures
- 2022-02-14 21:32:29下载
- 积分:1