-
flash_programming
主控cc2530通过debug接口对目标cc2530进行程序烧写,使用DMA进行数据传输,已调试通过。(Master cc2530 through the debug interface for writing the program to target cc2530, using the DMA data transfer, has been work successful.)
- 2011-08-21 23:42:58下载
- 积分:1
-
TOFED_TB_1
A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of
output values: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and then repeats. Design a
circuit for a 4 bit twisted ring counter that uses four D flip flops. Draw a state transition
diagram, a state table and a schematic for your circuit. Design an alternate implementation
using just three flip flops and draw a state transition diagram, state table and a schematic
for your circuit. If your designs are extended to implement an n bit twisted ring counter,
how many flip flops are required using each of the two approaches. In what situations
would you prefer the first method? In what situations would you prefer the second?
- 2014-11-08 06:58:55下载
- 积分:1
-
dpwm_8bit
数字脉冲宽度调制,将输入的数字信号转换为对应占空比的模拟波形(Digital pulse width modulation, the digital signal is converted to the corresponding input of the duty cycle of the analog waveform)
- 2020-06-28 16:00:02下载
- 积分:1
-
不同加法器 vhdl 代码
乘数是其中一个关键硬件块在大多数数字和高性能系统中如 FIR 滤波器、 数字信号处理器和微处理器等。随着技术的进步,许多研究者试过和正在尝试设计提供或者以下高速度、 低功耗、 规律的布局的乘数,从而较少的地区或在乘数的他们甚至组合。从而使它们适合于各种高速度、 低功耗,和紧凑的超大规模集成电路的实现。然而面积和速度是两个相互冲突的约束。所以提高速度结果总是在较大的地区。所以在这里我们尝试找出解决方案了他们两个之间的最佳贸易。一般我们所知乘法会中两个基本步骤。部分产品,然后添加。因此在这个项目中我们有第一次尝试设计不同加法器和比较它们的速度和复杂性的电路即占领的地区。
- 2022-04-20 15:21:48下载
- 积分:1
-
Electronicorgan
利用VHDL编写的电子琴发生器,以简单的演奏电路论文(Electronic organ prepared using VHDL generator to perform a simple circuit Papers)
- 2009-03-06 08:52:10下载
- 积分:1
-
DIATAL_MATLAB_FPGA_AlteraVerilog
[数字通信同步技术的MATLAB与FPGA实现——AlteraVerilog版]书中资源代码,非常好,分享,
希望大家下下!( U651 u0B3 u09108 u09108 u0103 u0101 u7801 uFF0C u975E u5HR U597D uFF0C u5206 u4EAB uFF0C u5E0C u671B u5927 u5BB6 u4E0B u4E0B uFF01)
- 2017-05-11 13:47:58下载
- 积分:1
-
Collected their own routines VHDL code, suitable for beginners to learn, I hope...
自己收集的VHDL例程代码,适合初学者学习用,希望能给大家带来帮助。-Collected their own routines VHDL code, suitable for beginners to learn, I hope we can help.
- 2022-07-02 04:49:52下载
- 积分:1
-
lbs_fpga_upld
利用FPGA实现与powerpc的localbus数据接口代码。用verilog实现(localbus interface with PowerPC using Verilog)
- 2020-11-25 22:59:38下载
- 积分:1
-
数字钟的实现 FPGA上运行 VHDL编写
数字钟的实现 FPGA上运行 VHDL编写-Digital clock running on the FPGA to achieve the preparation of VHDL
- 2023-08-20 09:25:06下载
- 积分:1
-
PCPU设计代码
RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
- 2020-06-24 04:00:01下载
- 积分:1