登录
首页 » VHDL » 设计含异步清零和同步时钟使能的加法计数器

设计含异步清零和同步时钟使能的加法计数器

于 2023-03-27 发布 文件大小:28.16 kB
0 166
下载积分: 2 下载次数: 2

代码说明:

设计含异步清零和同步时钟使能的加法计数器-Clear design with asynchronous and synchronous clock so that the adder counter

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化...
    这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化-This is a decoder of the HDB3, HDB3 bipolar from high-low-level code to the conversion of binary sequences
    2022-03-23 10:36:34下载
    积分:1
  • rs_encoder
    说明:  适应多个模式的rs编码,Verilog,选择对应的多项式(RS coding adapted to multiple modes.)
    2020-06-16 04:40:02下载
    积分:1
  • C6747_test
    tms320c6747的测试程序 。用于dsp各个模块的测试,很好的例子(dsp tms320c6747)
    2015-01-18 15:20:33下载
    积分:1
  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • verilog-axi-master
    说明:  Verilog AXI Components Readme GitHub repository: alexforencich verilog-axi
    2020-11-04 14:39:51下载
    积分:1
  • pwm
    实现pwm波的输出,按键可调占空比的,可通过连接pwm输出值led灯以检测占空比的变化(To realize the output of the PWM wave, key adjustable duty ratio, but through the connection PWM output value led lamp with testing duty ratio changes )
    2020-12-20 21:19:08下载
    积分:1
  • 16-bit-CPU
    单周期16位CPU的设计,我们的计算机组成原理课设,可以实现R型、I型和J型指令,内有报告和指导书(Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions)
    2020-08-02 10:28:35下载
    积分:1
  • sep_fram_v0.0
    直接序列扩频系统的收发系统,可以进行参数配置(this is a Verilog program )
    2016-03-01 13:22:03下载
    积分:1
  • MAX262
    MAX262是一款可程控滤波芯片,该是它的英文数据手册.(MAX262 is a programmable filter chip, which is its data sheet in English.)
    2007-08-14 16:32:01下载
    积分:1
  • 在EFF的代码地址异步FIFO的灰色代码详细设计…
    详细设计了异步fifo格雷码中地址码的生效和Man标志的出现
    2022-02-07 05:32:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载