-
用vhdl实现脉冲宽度可控的一简单程序 仿真环境MAXPLUS
用vhdl实现脉冲宽度可控的一简单程序 仿真环境MAXPLUS--use VHDL to achieve controllable pulse width of a simple process simulation environment Segments-
- 2022-07-22 06:50:26下载
- 积分:1
-
I2C is a two
I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of
data exchange between devices.
- 2022-10-23 17:25:02下载
- 积分:1
-
FIR
FIR滤波器的VHDL源代码及测试文件,已通过编译仿真,绝对正确。(FIR filter VHDL source code and test files, has passed the compiled simulation, absolutely correct.)
- 2021-04-15 11:08:54下载
- 积分:1
-
Verilog_HDL源码, Verilog_HDL源码
Verilog_HDL源码, Verilog_HDL源码-Verilog_HDL source, Verilog_HDL FO
- 2022-06-21 00:23:39下载
- 积分:1
-
elc_clock
verilog实践 elc_clock 电子时钟设计(Verilog design practice elc_clock electronic clock)
- 2008-12-10 16:06:48下载
- 积分:1
-
GAL16V8反汇编源程序JED2ABEL.C 把jec汇编成abel文件
GAL16V8反汇编源程序JED2ABEL.C 把jec汇编成abel文件-GAL16V8 disassemble source JED2ABEL.C the JEC document compiled abel
- 2022-03-24 15:17:02下载
- 积分:1
-
cpu
说明: 一个简单的CPU设计,支持add,sub,mvi,mv四条指令,用Verilog语言编写,在Quratus II上编译通过,仿真正确。(A simple CPU design, support add, sub, mvi, mv four instructions, with the Verilog language, compiled by the Quratus II, the simulation is correct.)
- 2011-04-09 12:22:09下载
- 积分:1
-
Describes how to use VHDL language processor spi interface
介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
- 2022-07-22 21:57:12下载
- 积分:1
-
design_pcie-based-on-FPGA
the interface design of pcie based on FPGA
- 2015-12-17 15:52:45下载
- 积分:1
-
dianziqingsheji
实现拟想要的音乐,基于at89s51单片机的电子琴设计!(To achieve the desired music to be based at89s51 keyboard microcontroller design!)
- 2010-05-19 14:01:34下载
- 积分:1