登录
首页 » VHDL » Verilog_HDL源码, Verilog_HDL源码

Verilog_HDL源码, Verilog_HDL源码

于 2022-06-21 发布 文件大小:20.62 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

Verilog_HDL源码, Verilog_HDL源码-Verilog_HDL source, Verilog_HDL FO

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_design
    成功解决FPGA设计时序问题的三大点.word说明文档,很详细(FPGA design timing problems successfully solved the three points)
    2010-07-19 16:16:28下载
    积分:1
  • SDRAM 控制器与仲裁者
    SDRAM 控制器的多 CPU 系统的公断人将调度内存访问。
    2023-07-15 19:45:03下载
    积分:1
  • nv04_context
    The description header can be found in signal_processing_library.h.
    2015-07-17 09:36:41下载
    积分:1
  • acx735_usb_ddr3_tft
    说明:  USB传图至fpga板缓存至DDR内,FPGA再读出图像数据,显示在TFT彩屏上;(USB to the FPGA board cache DDR, FPGA read out the image data, display on the TFT color screen;)
    2021-01-30 18:06:45下载
    积分:1
  • PIC单片机学习软件及其资料
    PIC单片机学习软件及其资料,入门到精通(PIC MCU learning software and its information, entry to proficiency)
    2019-07-04 17:17:40下载
    积分:1
  • 18 x 18 华莱士树乘法器
    经过测试的 VHDL 代码为 18 x 18 位华莱士树乘法器
    2022-01-30 15:01:08下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • crc_verilog_xilinx
    crc校验,非常好用,是从Xilinx的IP演化来的(crc脨 拢 脩茅 拢 卢 脟 鲁 拢 潞 脙脫脙 拢 卢 脢脟)
    2021-03-01 11:49:34下载
    积分:1
  • shuzi
    讲述了全数字信号发生器部分频率值测算的表格(Full digital signal generator frequency value calculation form )
    2011-12-17 00:55:01下载
    积分:1
  • UART to send the complete procedure, including the complete source code of nucle...
    UART的完整发送程序,包括完整的工程核源代码。-UART to send the complete procedure, including the complete source code of nuclear engineering.
    2022-01-28 15:16:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载