登录
首页 » VHDL » a simple survey of 110 three detectors, and a logical map vhdl description, incl...

a simple survey of 110 three detectors, and a logical map vhdl description, incl...

于 2023-02-09 发布 文件大小:140.51 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

一个简单的探测110三位的探测器,用逻辑图和vhdl描述,包括实验报告和测试图。-a simple survey of 110 three detectors, and a logical map vhdl description, including reports and experimental test plan.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8b10b
    8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
    2021-01-27 09:48:41下载
    积分:1
  • VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)
    VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)-VHDL small programs (some of my small achievements Oh, we want to help)
    2022-03-03 18:24:48下载
    积分:1
  • 数字电子设备上下计数器的实现
    上/下计数器是有用的大规模集成
    2022-01-26 01:21:27下载
    积分:1
  • VHDL--VGA
    此VHDL语言程序可以控制液晶屏幕任意动画播放(The VHDL language program can control the LCD screen any animation)
    2015-03-27 18:44:28下载
    积分:1
  • mooor状态机的VHDL程序,代码,状态机,关键是分析各个状态之间的切换...
    mooor状态机的VHDL程序,代码,状态机,关键是分析各个状态之间的切换-mooor zhuangtaiji zhuagtaiji guanjianshi gege zhuangtai zhijian de qiehuan
    2022-02-06 05:30:36下载
    积分:1
  • ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证
    ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证-ask modulation, based on VHDL simulation platform, demodulator is the same, this procedure proven
    2022-02-07 06:59:29下载
    积分:1
  • DSP-keshe
    设计题目:基于MATLAB的FFT算法的设计 设计内容: 所设计的FFT算法应完成以下功能: (1)在MATLAB环境下编写FFT算法(不调用系统现有函数); (2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析; (3)设计GUI界面。 (Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system) (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis (3) design GUI interface.)
    2013-04-09 16:51:00下载
    积分:1
  • add4bit
    一位全加器的VHDL源码与TEST BENCH.XILINX下通过(A full adder and the VHDL source code through TEST BENCH.XILINX)
    2009-07-20 08:18:37下载
    积分:1
  • comp
    The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
    2012-06-05 23:16:25下载
    积分:1
  • bit7_Binary_to_BCD_LED
    二进制转十进制BCD码 Verilog语言 quartusII(Binary to decimal BCD code Verilog language quartusII)
    2013-09-14 16:49:39下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载