登录
首页 » VHDL » EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...

EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...

于 2022-10-28 发布 文件大小:1.62 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Xilinx FPGA moving data across asynchronous clock boundaries
    Xilinx FPGA moving data across asynchronous clock boundaries
    2022-03-05 12:30:25下载
    积分:1
  • 一个在CPLD,EPM70128上实现的PWM控制源程序。
    一个在CPLD,EPM70128上实现的PWM控制源程序。-A CPLD, EPM70128 realize the PWM control on the source.
    2022-05-08 12:21:41下载
    积分:1
  • AlteraFPGA_CPLD
    ALTERA FPGA CLPD
    2010-04-11 14:52:36下载
    积分:1
  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • xapp1248
    说明:  Implementing SMPTE SDI Interfaces with UltraScale GTH Transceivers
    2019-12-06 17:24:49下载
    积分:1
  • 2FSK
    基于FPGA的2FSK调制解调,里面有详细的工程说明,对于学习ISE软件和通信原理的知识很有帮助(FPGA based 2FSK modulation and demodulation, which contains detailed engineering instructions, for learning ISE software and communication principles of knowledge is very helpful.)
    2018-06-30 17:49:20下载
    积分:1
  • a2
    说明:  用MATLAB设计及FPGA实现IIR滤波器的方法 摘要 本文介绍了IIR数字滤波器的传统设计思想与步骤及计算机辅助设计方法。并在FPGA上高效实现的低阶IIR滤波 器,其阶数低,实时响应快,适合雷达等的实时、高效处理环境。利用IIR滤波器的多相结构来实现该滤波器系统的方法,对于 四通道的情形在MATLAB上利用Simulink作了仿真, 并在目标板上对算法进行了实现,证明该系统能够同时处理四个通道的信号。(Using MATLAB Design and FPGA realization IIR Filter method Abstract This paper introduces IIR digital filter traditional design Thought and steps and CAD method. And FPGA on efficient realization low IIR filter, its order low, real response fast suitable radar real time, efficient processing environment. Use IIR filter multiphase structure realize the filter systematic method, for four channel circumstances in MATLAB on use Simulink made simulation and target board algorithm was realized proved system can simultaneously four channel signal.)
    2010-04-01 17:10:21下载
    积分:1
  • 这个RAR文件包含有关FPGA和CPLD的呈现。
    This rar files contains the presentation about FPGA and CPLD .
    2022-07-13 06:31:38下载
    积分:1
  • The use of Altera' s FPGA
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个ROM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a ROM memory.
    2022-08-23 17:16:15下载
    积分:1
  • 等精度测频率
    说明:  利用stm32F407实现的等精度测频,可以精确测量频率,误差很小(The equal precision frequency measurement realized by stm32F407 can accurately measure frequency with little error.)
    2020-06-19 13:00:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载