登录
首页 » VHDL » xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。

xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。

于 2022-10-21 发布 文件大小:10.16 kB
0 171
下载积分: 2 下载次数: 1

代码说明:

xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。-Xilinx FPGA to achieve the company

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I write the digital phase
    本人写的数字锁相环,有模拟数据,学习锁相环很好的材料。参考书“数字锁相环路原理与应用”编写。-I write the digital phase-locked loop, have simulated data, a good phase-locked loop learning materials. Reference book
    2023-04-23 05:25:03下载
    积分:1
  • 利用FPGA实现频率测试,基于VHDL实现,具有良好的测试性能可直接使用...
    利用FPGA实现频率测试,基于VHDL实现,具有良好的测试性能可直接使用-Realize the frequency of testing the use of FPGA-based VHDL realize, has a good test performance can be directly used
    2022-07-06 19:40:12下载
    积分:1
  • i2c ADT75温度传感器
    I2C温度传感器ADT75的控制源码 使用verilog 状态机实现 易入门-I2C for ADT75 temperature sensor
    2022-02-14 14:53:33下载
    积分:1
  • PCIe
    本书共由三篇组成。其中第一篇由第1~3章组成,介绍PCI总线的基础知识。第二篇 由第4~13章组成,介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
    2020-06-26 17:20:02下载
    积分:1
  • EWB
    软件的使用程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,(very good)
    2009-03-06 12:54:19下载
    积分:1
  • 信号完整性,设计FPGA的基础
    信号完整性,设计FPGA的基础-signal integrity, design based FPGA
    2022-09-25 03:05:03下载
    积分:1
  • FPGA
    基于FPGA的FFT处理器的实现,适合做fpga的工程技术人员参考-FPGA-based realization of the FFT processor, suitable for the engineering and technical personnel fpga reference
    2022-09-26 01:05:03下载
    积分:1
  • VHDL_PWM
    FPGA,用VHDL语言产生可调的PWM波(FPGA, VHDL language adjustable PWM wave)
    2020-12-20 21:29:09下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • 用VerilogHDL编写的,一个占空比为50%的6分频电路
    用VerilogHDL编写的,一个占空比为50%的6分频电路-prepared using Verilog HDL, a 50% duty cycle for the six sub-frequency circuit
    2023-06-23 12:25:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载