登录
首页 » VHDL » Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode

于 2022-09-21 发布 文件大小:546.61 kB
0 219
下载积分: 2 下载次数: 1

代码说明:

一个用VHDL设计的DDS信号发生器,包括两个pics的仿真结果。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Writing-Testbenches
    这是一本FPGA仿真验证的经典丛书,可以从中学习到如何编写系统的testbench,也可以是IC设计中FPGA原型验证编写系统及testbench的经典书籍。((Kluwer) Writing Testbenches Functional Verification of HDL Models.pdf)
    2015-06-20 13:39:06下载
    积分:1
  • 1024point-fft--using-verilog-hdl
    1024点快速傅里叶变换,使用verilog hdl硬件描述语言(1024point FFT,using verilog hdl)
    2013-03-09 10:54:42下载
    积分:1
  • 本书是一本Verilog语言设计和综合手册,对学习Verilog语言有很大作用,值得阅读....
    本书是一本Verilog语言设计和综合手册,对学习Verilog语言有很大作用,值得阅读.
    2023-03-07 07:25:03下载
    积分:1
  • bianyuanjiance
    图像采集 VGA输出 图像的边缘 ov7670(V image acquisition VGA output image edge)
    2020-06-21 13:20:06下载
    积分:1
  • ug835-vivado-tcl-commands
    说明:  Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
    2020-10-26 22:50:00下载
    积分:1
  • altera公司cycloneII全系列说明书,实用
    altera公司cycloneII全系列说明书,实用-altera" s cycloneII a full range of manual, practical
    2022-02-04 11:53:16下载
    积分:1
  • 2581
    Complex of three-point Gauss-lengend the Formula pi, Including orbital maneuvering simulation, initial orbit calculation, University of numerical analysis algorithms.
    2017-09-03 10:42:39下载
    积分:1
  • velocity_Verilog
    速度表(velocity)要求:1.显示汽车Km/h数;2.车轮每转一圈,有一传感脉冲;每个脉冲代表1m的距离;3.采样周期设为10s; 4.要求显示到小数点后边两位;5.用数码管显示;6. 最高时速小于300Km/h。(约为83.3m/s) (use verilog to realize velocity)
    2020-07-13 15:08:51下载
    积分:1
  • Cirrus Logic EP9302 原理图 ORCAD格式
    Cirrus Logic EP9302 原理图 ORCAD格式-Cirrus Logic EP9302 schematic ORCAD format
    2022-08-22 05:47:43下载
    积分:1
  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载