-
6级流水,verilog实现浮点数的加法,其中浮点数格式符合IEEE754标准...
6级流水,verilog实现浮点数的加法,其中浮点数格式符合IEEE754标准-6 water, verilog realize the floating point adder, in which floating-point format in line with the IEEE754 standard
- 2023-09-01 12:35:04下载
- 积分:1
-
VEROLOG的重要PPT资料,对初学者非常有益处
VEROLOG的重要PPT资料,对初学者非常有益处-PPT important VEROLOG information is very useful for beginners
- 2023-09-01 13:50:04下载
- 积分:1
-
Golden Week Ligong Verilog HDL reference guide, learning VerriLog things.
周立功Verilog HDL黄金参考指南,学习VerriLog的东西。-Golden Week Ligong Verilog HDL reference guide, learning VerriLog things.
- 2022-04-28 19:53:04下载
- 积分:1
-
具有多种功能的电子钟:闹钟、定时和修改…
具有多种功能的电子钟:闹钟,报时和修改,定时闹钟,报时时间,带闹钟,报时开关。-with multiple functions of electronic bell : alarm clock, timer and modification, regular alarm clock, timer, with alarm clock, timer switches.
- 2022-03-12 23:49:24下载
- 积分:1
-
实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2...
实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2-To achieve a simple spreadsheet functions, is 24 hours, using VHDL prepared, quartus ii 7.2
- 2023-05-19 01:30:03下载
- 积分:1
-
GAL16V8(fangzhen74LS138)
GAL16V8(仿真74LS138),试验通过。包括able及jed文件。对pcb印板设计时,对简化走线特别有用。简单的修改GAL16V8程序,可灵活地进行地址译码修改。(GAL16V8 (simulation 74LS138), test passed. Including the able and jed file. Printed on the pcb board design, especially useful to simplify alignment. Simple modifications GAL16V8 program, the flexibility to change the address decoding.)
- 2011-01-26 20:43:01下载
- 积分:1
-
eda
EDA 正弦信号发生器:正弦信号发生器的结构有四部分组成,如图1所示。20MHZ经锁相环PLL20输出一路倍频的32MHZ片内时钟,16位计数器或分频器CNT6,6位计数器或地址发生器CN6,正弦波数据存储器data_rom。另外还需D/A0832(图中未画出)将数字信号转化为模拟信号。此设计中利用锁相环PLL20输入频率为20MHZ的时钟,输出一路分频的频率为32MHZ的片内时钟,与直接来自外部的时钟相比,这种片内时钟可以减少时钟延时和时钟变形,以减少片外干扰 还可以改善时钟的建立时间和保持时间,是系统稳定工作的保证。CNT6用来将32MHZ进行8分频得到4096HZ的频率提供给CN6与data_rom时钟信号。由CLK端输入20MHZ的时钟信号,在DOUT端就可输出稳定的正弦信号。(Sine signal generator has the structure of four parts, as shown in figure 1 below. The 20 MHZ phase lock loop PLL20 output all the way of frequency doubled within 32 MHZ slice clock, 16 counter or prescaler CNT6, six counter or address generator CN6, sine data storage data_rom. In addition to D/A0832 (shown in not draw) will digital signal into analog signals. This design using the phase lock loop PLL20 input frequency for 20 MHZ clock, the output of the frequency of all points frequency of 32 pieces (MHZ clock, and comes directly from the external clock, compared to this piece of clock can reduce the clock in delay and clock deformation, to reduce the interference of Can also improve the establishment of the clock time and keep time, is the system stability of assurance. CNT6 used to will and to 8 MHZ get 4096 HZ dividing the frequency to provide CN6 and data_rom clock signal. The input by CLK 20 MHZ clock signal, in DOUT end can output stable sine signals.
)
- 2021-03-07 15:49:29下载
- 积分:1
-
PS2_kebord_controller
PS2键盘控制器的VHDL源码,用FPGA直接读取键盘的输入并显示。(PS2 keyboard controller VHDL source code, with a direct FPGA to read keyboard input and displayed.)
- 2010-10-15 18:13:27下载
- 积分:1
-
- 2023-04-14 01:30:04下载
- 积分:1
-
from across the Xilinx website, learning some FPGA dynamic reconfigurable good e...
从Xilinx网站上下的,学习FPGA部分动态重配置很好的例子。-from across the Xilinx website, learning some FPGA dynamic reconfigurable good example.
- 2023-03-28 16:10:04下载
- 积分:1