登录
首页 » VHDL » Sequence Detection VHDL source code, ATERA platform compile. Report detailed des...

Sequence Detection VHDL source code, ATERA platform compile. Report detailed des...

于 2022-10-18 发布 文件大小:12.33 kB
0 114
下载积分: 2 下载次数: 1

代码说明:

序列检测VHDL源代码,ATERA平台编译。详细的报表说明和模拟源代码。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL实例应用的经典,大家学习必看的书籍。
    VHDL实例应用的经典,大家学习必看的书籍。-VHDL classic example of the application, see U.S. study books.
    2023-04-30 04:00:04下载
    积分:1
  • endat_c
    说明:  用于读取海德汉绝对位置编码器的位置数据。ENDAT2.1接口(Read the data from ENDAT2.1)
    2021-04-21 18:58:49下载
    积分:1
  • FPGA数字AGC(帮同学做的毕业设计)
    FPGA数字AGC(帮同学做的毕业设计)-FPGA digital AGC (help students to do the graduation project)
    2022-03-17 18:29:50下载
    积分:1
  • yiweijicunq
    16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • MIPS处理器的组员大作业,可以直接运行,提交,环境是quartus
    MIPS处理器的组员大作业,可以直接运行,提交,环境是quartus-MIPS processor crew great job, you can run directly, the author, the environment is quartusII
    2023-05-21 22:20:04下载
    积分:1
  • nco11000
    实现输入一正弦波和噪声的叠加,介绍详细欢迎下载(The input of a superposition of sine wave and noise introduced in detail)
    2010-05-16 14:19:53下载
    积分:1
  • TDMsystem
    实现多路可变时分复用,包括复接器,解复接,比特同步,帧同步,分频器(Implement multi-channel variable time division multiplexing, including multiplexer, demultiplexing, bit synchronization, frame synchronization, frequency divider)
    2018-09-16 23:29:09下载
    积分:1
  • cic_4_dec
    实现4倍抽取的CIC抽取滤波器模块的Verilog实现,在对数据进行抽取之前,首先进行滤波(Extracted 4 times realize CIC decimation filter module Verilog realize that in the data collected before the first filter)
    2008-07-08 16:23:03下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • 一个双向总线的vhdl实现
    一个双向总线的vhdl实现-a two-way bus VHDL achieve
    2023-07-29 00:40:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载