登录
首页 » VHDL » FM radio decoder and controller VHDL, Xilinx provide. I thank other.

FM radio decoder and controller VHDL, Xilinx provide. I thank other.

于 2022-10-05 发布 文件大小:68.51 kB
0 248
下载积分: 2 下载次数: 1

代码说明:

FM收音机的解码及控制器VHDL语言实现,Xilinx提供的.别谢我.-FM radio decoder and controller VHDL, Xilinx provide. I thank other.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 坦克大战的演示程序 ,实现了基本的人机交互
    坦克大战的演示程序 ,实现了基本的人机交互-Battle City demonstration program to achieve the basic human-computer interaction
    2022-10-15 10:25:03下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • verilog
    用Verilog语言编写的产生正弦波和方波的程序(Generate sine and square wave Verilog language program)
    2021-04-25 20:48:46下载
    积分:1
  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • dct
    里面含有vhdl和verilog 版本,很好用!dct变换用得很多啊!(Which contains a VHDL and Verilog versions of very good use! Dct transform with a lot ah!)
    2007-08-27 16:00:31下载
    积分:1
  • Writing Testbenches using System Verilog
    Material to learn how to use system verilog and how to write testbenches for verification.
    2018-02-09 17:24:25下载
    积分:1
  • matrix_class
    it is a matrix library. it is needed for fir fier.
    2014-08-29 22:29:24下载
    积分:1
  • ZEDBOARD
    说明:  ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)
    2021-03-23 21:19:15下载
    积分:1
  • sinwave
    使用verilog hdl语言编程正弦波信号,能仿真出结果(Can use verilog HDL language programming sine wave signal, the simulation results )
    2013-09-18 15:27:27下载
    积分:1
  • CAN总线开发代码 can-sja1000
    CAN总线开发代码,FPGA与sja1000通信,可实现CAN的接收和发送。(The FPGA and the sja1000 CAN bus development code, communication, which CAN realize the CAN send and receive.)
    2021-04-14 17:08:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载