登录
首页 » VHDL » 本例为DAC0832接口电路VHDL原代码

本例为DAC0832接口电路VHDL原代码

于 2022-08-14 发布 文件大小:6.97 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

本例为DAC0832接口电路VHDL原代码-The DAC0832 Interface Circuit Example for VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 通过vhdl实现ls138硬件功能 通过vhdl实现ls138硬件功能
    通过vhdl实现ls138硬件功能 通过vhdl实现ls138硬件功能 -the description of ls138 in vhdl
    2022-07-14 19:56:28下载
    积分:1
  • VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)
    2023-08-04 23:15:03下载
    积分:1
  • EPM570
    非常好的EPM570(CPLD)学习程序源码,适合初学者,能让其快速入门(Very good EPM570 (CPLD) learning program source code, suitable for beginners, allowing its Quick Start)
    2013-09-11 10:18:59下载
    积分:1
  • 这是一本关于verilog编程语言的教程,对学习verilog语言有帮助
    这是一本关于verilog编程语言的教程,对学习verilog语言有帮助-This is the one on the Verilog programming language tutorial, Verilog language learning has helped
    2022-02-16 02:38:04下载
    积分:1
  • 2位并行加法器初学者必看初步了解FPGA
    2位并行加法器初学者必看初步了解FPGA-two count
    2023-07-28 14:05:03下载
    积分:1
  • top-dac
    Control with DAC conversion
    2011-11-13 19:06:22下载
    积分:1
  • 包括各种类型存储器的VHDL描述,如FIFO,双口RAM等
    包括各种类型存储器的VHDL描述,如FIFO,双口RAM等 -including various types of memory VHDL description, such as FIFO, Dual Port RAM, etc.
    2022-04-11 16:05:19下载
    积分:1
  • gtx_aurora_zc706_example
    Aurora 8B/10B协议是Xilinx公司针对高速传输开发的一种可裁剪的轻量级链路层协议,通过一条或多条串行链路实现两设备间的数据传输。协议Aurora协议可以支持流和帧两种数据传输模式,以及全双工、单工等数据通信方式。(The Aurora 8B / 10B protocol is a tailor-made lightweight link layer protocol developed by Xilinx for high-speed transmission that enables data transfer between two devices over one or more serial links. Protocol Aurora protocol can support two data transfer modes, stream and frame, as well as full-duplex, simplex and other data communications.)
    2018-01-23 08:53:37下载
    积分:1
  • Push_Boxes
    说明:  在Xilinx环境下编写的vhdl程序,实现推箱子的游戏任务,界面很漂亮。(Xilinx environment in the preparation of the VHDL program, realized the game viewing tasks, the interface is very beautiful.)
    2006-04-27 22:05:39下载
    积分:1
  • booth4
    4位的booth算法加法器,对计算机组成原理的学习有帮助,verilog语言编写(4-bit adder booth algorithm, the learning of computer organization help, verilog language)
    2010-09-27 04:49:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载