网站首页

登录

7 digital display decoder design 7 Digital is pure combinational circuits, usual...

于 2022-08-11 发布文件大小:81.47 kB

 0  148

下载积分: 2 下载次数: 1

我要下载

代码说明：

7段数码显示译码器设计7段数码是纯组合电路，通常的小规模专用IC，如74或4000系列的器件只能作十进制BCD码译码，然而数字系统中的数据处理和运算都是二进制的，所以输出表达都是十六进制的，为了满足十六进制数的译码显示，最方便的方法就是利用译码程序在FPGA/CPLD中来实现。例子作为七段译码器，输出信号LED7S的7位分别接数码管的7个段，高位在左，低位在右。例如当LED7S输出为“1101101”时，数码管的7个段g、f、e、d、c、b、a分别接1、1、0、1、1、0、1；接有高电平的段发亮，于是数码管显示“5”。-7 digital display decoder design 7 Digital is pure combinational circuits, usually of small-scale dedicated IC, such as 74 or 4000 Series devices can only be used to decimal BCD decoder, but digital systems in the data processing and computing are binary, so the output expression are hexadecimal, and hexadecimal number in order to meet the needs of the decoding shows that the most convenient way is to use decoding process in FPGA/CPLD in to achieve. Seven-Segment decoder as an example, the output signal of the seven were LED7S access digital pipe 7 above, high in the left, low in the right. For example, when LED7S output as

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

pci144_vhdl
PCI vhdl for Fpga designer to design PCI IP

2007-12-23 20:58:15下载

积分：1
shi01
FPGA上机文件一所以在FPGA中采用同步设计非常重要 MAX+PLUS II可以计算出数据传输需要(fpga Several of the largest chip operating frequency I would be grateful if the output value of counter FFFFC- FE0FF simulation waveform between the print out (only EPF10K70RC240-4 chips, the maximum allowable Clock frequency)

2017-10-24 16:41:14下载

积分：1
bt656p
BT656 时序, 逐行, 分辨率1280*960@25Hz(BT656 time series, row by row, resolution 1280*960@25Hz)

2020-12-09 12:09:19下载

积分：1
I2C控制器源代码，Verilog HDL语言，可以直接调用
I2C控制器的源代码，Verilog HDL语言编写，可以直接调用-I2C controller source code, Verilog HDL language, you can directly call

2023-04-28 04:45:03下载

积分：1
uart2spi-master
说明： this code works with spi and uart interfaces.

2020-07-21 21:10:59下载

积分：1
7-5
基于FPGA的ip核FIR低通滤波器，实现滤波功能，简单好用(FPGA-based ip core FIR filter for filtering function, easy to use)

2020-10-05 11:47:38下载

积分：1
Harris-algorithm-based-on-FPGA
在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时，对一些较为复杂或者重复性工作模块多的情况下，算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益，还可以对程序有较详细的估计，在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module，it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)

2013-02-28 15:41:39下载

积分：1
自己使用VHDL语言编写的24位寄存器.主要用于DDS中
自己使用VHDL语言编写的24位寄存器.主要用于DDS中-24bit_register

2022-09-06 21:25:03下载

积分：1
组合下载器SCH-3-RENEW
说明：有自己制作的下载器原理图，包含了stlinkv2,XDS100V3,USBBLASTER.原理图和封装，一款多功能下载器。(Have their own production downloader schematic diagram, contains stlinkv2, XDS100V3, USBBLASTER. Schematic diagram and encapsulation, a multi-function downloader.)

2019-02-28 17:27:16下载

积分：1
这是使用VHDL语言编写的密码锁程序,供大家参考
这是使用VHDL语言编写的密码锁程序,供大家参考-This is the use of the VHDL code lock preparation procedures for reference

2023-04-25 08:05:03下载

积分：1

696516资源总数
106914会员总数
0今日下载