登录
首页 » VHDL » 简易cpu的设计

简易cpu的设计

于 2022-03-12 发布 文件大小:1.57 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

计算机组成原理的课程设计作业,用vhdl语言写了一个简易的cpu,包括寄存器,存储器等原件,完全用代码写成,没有直接用原件去连接,有助于我们很好的学习vhdl。   这是一个cpu的连接代码,并没有各种原件的代码 ,因为各个原件代码很简单就没上传

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • aiqingmaimai
    数字钟蜂鸣器音乐——爱情买卖,很时尚的闹钟音乐代码,经测试,很有感觉。(Digital clock buzzer music- love trading, very stylish alarm clock music code, tested, great feeling.)
    2020-12-28 01:19:01下载
    积分:1
  • chengxu_jieshou
    nrf24l01发送代码,verilog实现NRF24L01通信(NRF24L01 send code, Verilog to achieve NRF24L01 communication)
    2017-08-09 19:04:16下载
    积分:1
  • pci9504
    Verilog 语言编写 PCI9054 控制器的接口电路,实现 PCI总线到本地 8 位总线的转接控制(The Verilog language writes the interface circuit of the PCI9054 controller to realize the transfer control of the PCI bus to the local 8 bit bus)
    2020-11-06 11:39:49下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • 扰码器Verilog
    实现扰码的功能,主要为64位在pcs子层传输的扰码器设计(To achieve the functions of scrambling code)
    2020-10-17 17:27:27下载
    积分:1
  • SHUMAGUAN
    说明:  FPGA 点亮数码管的灯,本例程支持6位数码管,因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
    2020-06-18 10:20:02下载
    积分:1
  • verilog full case and paralel case directive usage
    verilog full case and paralel case directive usage
    2022-05-28 07:00:24下载
    积分:1
  • CPU流水线设计报告
    说明:  CPU课程设计要求以FPGA开发平台为例,分析 CPU 设计的流程与仿真。 本次开发使用的硬件描述语言是 Verilog 语言,使用的指令系统是一个以 MIPS 指令集为子集的指令系统,共 22 条指令,所用的设计仿真软件Modelsim。(CPU curriculum design requires FPGA development platform as an example to analyze the process and Simulation of CPU design. The hardware description language used in this development is Verilog language, and the instruction system used is an instruction system with MIPS instruction set as a subset, with 22 instructions in total. The design simulation software Modelsim is used.)
    2020-12-24 12:09:05下载
    积分:1
  • danjibeipin
    有单极倍频功能的matlab spwm逆变器(Unipolar multiplication function the the matlab spwm of inverter)
    2012-11-04 21:07:49下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载