登录
首页 » VHDL » 初学VHDL有用的,了解后对复杂设计有很大帮助.

初学VHDL有用的,了解后对复杂设计有很大帮助.

于 2022-08-10 发布 文件大小:30.11 kB
0 230
下载积分: 2 下载次数: 1

代码说明:

初学VHDL有用的,了解后对复杂设计有很大帮助.-VHDL beginner useful understanding of the complexity of the design has been inspired by them.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_115_pin_assignments
    de2-115引脚的配置,quartusII的设置(de2-115 configuration pins, quartusII settings)
    2020-07-01 13:40:02下载
    积分:1
  • MPEG
    MPEG-2TS 流嵌入控制数据的设计,设计的要求是用控制数据替换MPEG-2 TS 流中的空帧-MPEG-2TS control data stream embedded in the design, the design requirements is to control data to replace MPEG-2 TS stream of the air frame
    2022-01-24 14:30:49下载
    积分:1
  • 用verilog写的4*4小键盘按键检测程序。本工程已经编译好。可以直接在Atera DE1 Fpga开发板上运行...
    用verilog写的4*4小键盘按键检测程序。本工程已经编译好。可以直接在Atera DE1 Fpga开发板上运行-Written using Verilog 4* 4 keypad keys detection procedures. The project has been compiled. Directly in the development of Atera DE1 Fpga board run
    2022-08-21 19:42:09下载
    积分:1
  • 3.1.19-GEC2410_LCD_HZ
    嵌入式的LCD的图片显示程序,是LCD最好的资料。(Embedded LCD picture display program is the best LCD data.)
    2013-06-15 15:57:40下载
    积分:1
  • fadd16
    实验用16位全加器的VHDL代码,适合初学者学习,数电学习的好工具。 (Experiment with 16-bit full adder VHDL code for beginners to learn, a good tool to learn a few power.)
    2010-05-11 20:37:34下载
    积分:1
  • costas_DPSK
    采用costas环进行DPSK解调的程序。输入数据速率2.4Kbps,载波频率12KHz,采样率1.6MHz, 输入数据位宽12位,快捕带为799.617Hz(Costas ring using DPSK demodulation process. Input data rate 2.4Kbps, carrier frequency 12KHz, sampling rate 1.6MHz, the input data 12 bits wide, fast catching band is 799.617Hz)
    2014-06-09 21:50:42下载
    积分:1
  • xapp460
    说明:  利用FPGA实现TMDS接口标准,可用于DVI以及HDMI接口的FPGA实现(含文档)(Video Connectivity Using TMDS I/O in Spartan-3A FPGAs)
    2021-04-13 11:48:56下载
    积分:1
  • cpld/fpga Integral comb filter (CIC) design
    cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
    2022-07-08 17:49:24下载
    积分:1
  • eluosi_game
    使用Quartus II 9.1完成俄罗斯方块游戏,只要使用有VGA和键盘接口的FPGA开发板就行实现。操作简单,使用的是VHDL和Verilog语言(Use the Quartus II 9.1 to complete the tetris game, as long as you use a VGA and keyboard interface implementation of FPGA development board. The operation is simple, the use of VHDL and the Verilog language)
    2020-11-06 12:49:49下载
    积分:1
  • PWM_LED
    基于DE2_70平台,编写nios软核c代码,控制流水灯,硬件实现验证通过,适合入门(Based DE2_70 platform, written nios soft core c code, control water lights, verified by hardware implementation, suitable for entry)
    2014-07-21 11:48:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载