登录
首页 » VHDL » VHDL语言串口接收数据

VHDL语言串口接收数据

于 2022-03-24 发布 文件大小:2.15 kB
0 176
下载积分: 2 下载次数: 1

代码说明:

VHDL语言,实现穿行数据接收的功能,将异步串口的数据转换为八位数据存储。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gold
    基于vhdl语言的15位gold序列的设计的开端一部分程序(Vhdl language based on sequences of the 15 gold as part of the beginning of the design process)
    2011-05-16 21:48:38下载
    积分:1
  • ZBT SRAM控制器参考设计,xilinx提供,(ZBT SRAM是一种高速同步SRAM)...
    ZBT SRAM控制器参考设计,xilinx提供,(ZBT SRAM是一种高速同步SRAM)-ZBT SRAM controller reference design for Xilinx (ZBT SRAM, a high-speed synchronous SRAM)
    2023-03-10 04:20:03下载
    积分:1
  • xapp from xilinx very hard to find and very usefull application note from the gr...
    xapp from xilinx very hard to find and very usefull application note from the great firm from USA
    2022-01-25 23:53:59下载
    积分:1
  • verilog-ethernet
    说明:  Collection of Ethernet-related components for gigabit, 10G, and 25G packet processing (8 bit and 64 bit datapaths). Includes modules for handling Ethernet frames as well as IP, UDP, and ARP and the components for constructing a complete UDP/IP stack. Includes MAC modules for gigabit and 10G/25G, a 10G/25G PCS/PMA PHY module, and a 10G/25G combination MAC/PCS/PMA module. Includes various PTP related components for implementing systems that require precise time synchronization. Also includes full MyHDL testbench with intelligent bus cosimulation endpoints.
    2021-04-17 23:38:52下载
    积分:1
  • 改进的DCT算法设计,veriloghdl实现
    改进的DCT算法设计,veriloghdl实现-Improved DCT algorithm design, veriloghdl realize
    2022-03-07 20:38:18下载
    积分:1
  • EWB
    软件的使用程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,(very good)
    2009-03-06 12:54:19下载
    积分:1
  • FPGA——IP_RAM实验
    说明:  FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • forug_2016.03
    说明:  formality2016 userguide
    2019-10-29 14:59:40下载
    积分:1
  • vjtag
    说明:  quartus vitual jtag代码使用接口,通过该接口模板方便使用者通过jtag在线读取FPGA的数据。(The quartus virtual JTAG code uses an interface, through which users can read FPGA data online.)
    2020-05-06 09:42:50下载
    积分:1
  • Digital signal source, the output of different frequency, phase is the cosine si...
    数字信号源,输出不同频率,相位的正余弦信号,-Digital signal source, the output of different frequency, phase is the cosine signal,
    2022-04-23 09:40:37下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载