登录
首页 » VHDL » This code for countor . it is design in verilog HDL.

This code for countor . it is design in verilog HDL.

于 2022-07-27 发布 文件大小:1.28 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

This code for countor . it is design in verilog HDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SHA256
    SHA256加密过程,非常详细,内附原码,还有文档,很可用~(SHA256 encryption process, very detailed, containing the original code, as well as documents, it is available ~)
    2020-11-25 16:19:33下载
    积分:1
  • 提供的i2c控制IP核 master
    open cores 提供的i2c控制IP核 可直接在FPGA上使用。并带有相关的测试程序(endorsed by the i2c controller IP provided by the open cores on the FPGA. With the relevant test procedures)
    2012-05-23 10:31:27下载
    积分:1
  • 乐曲演奏电路,可以播放歌曲在数码管上显示相同的时间…
    乐曲演奏电路,能演奏歌曲,同时在数码管上显示演奏的乐曲音符的数字。-Music concert circuit, can play songs at the same time in the digital tube displays the number of notes played music.
    2023-01-23 08:45:03下载
    积分:1
  • FSK
    2FSK的matlab仿真,叠加了高斯白噪声(2FSK matlab simulation, superimposed on a Gaussian white noise)
    2021-04-13 02:58:56下载
    积分:1
  • 正弦信号发生器(可扫频)通过验证 正弦信号发生器
    正弦信号发生器(可扫频)通过验证 正弦信号发生器-Sinusoidal signal generator (which can be swept) through the validation of sinusoidal signal generator
    2022-04-10 22:34:24下载
    积分:1
  • DE2 will connect to the LCD layout for Terasic off technology companies attached...
    DE2将连接到LCD布局上,为Terasic off技术公司附上系统代码
    2023-02-16 06:25:03下载
    积分:1
  • pci9504
    Verilog 语言编写 PCI9054 控制器的接口电路,实现 PCI总线到本地 8 位总线的转接控制(The Verilog language writes the interface circuit of the PCI9054 controller to realize the transfer control of the PCI bus to the local 8 bit bus)
    2020-11-06 11:39:49下载
    积分:1
  • rtl
    基于脉动结构的有限域乘法器,verilog代码(Based on the pulse of the structure of finite field multipliers, verilog code)
    2010-01-04 11:48:50下载
    积分:1
  • 1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信...
    1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信号,通过D/A转换,通过ME5534滤波后在示波器上观察; 3、 输出波形要求: 在输入时钟频率为16KHz时,输出正弦波分辨率达到1Hz; 在输入时钟频率为4MHz时,输出正弦波分辨率达到256Hz; 4、 通过RS232C通信,实现FPGA和PC机之间串行通信,从而实现用PC机改变频率控制字,实现对输出正弦波频率的控制。-a use FLEX10-chip RAM resources, in accordance with DDS principle, design sinusoidal signal generated by the top-level functional modules and schematics; 2, the experimental board TLC7259 converters, will be a sinusoidal signal, the D/A conversion, after filtering through the ME5534 oscilloscope observation; 3, the output waveform requirements : the input clock frequency of 16KHz, sine wave output resolution of 1Hz; the input clock frequency of 4MHz, the sine wave output resolution of 256Hz; 4, RS232C communications, FPGA and PC serial communications between in order to achieve PC-frequency control characters, the realization of sine wave output frequency control.
    2022-01-25 19:12:14下载
    积分:1
  • FM radio decoder and controller VHDL, Xilinx provide. I thank other.
    FM收音机的解码及控制器VHDL语言实现,Xilinx提供的.别谢我.-FM radio decoder and controller VHDL, Xilinx provide. I thank other.
    2022-10-05 04:50:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载