登录
首页 » VHDL » 乐曲演奏电路,可以播放歌曲在数码管上显示相同的时间…

乐曲演奏电路,可以播放歌曲在数码管上显示相同的时间…

于 2023-01-23 发布 文件大小:399.80 kB
0 229
下载积分: 2 下载次数: 1

代码说明:

乐曲演奏电路,能演奏歌曲,同时在数码管上显示演奏的乐曲音符的数字。-Music concert circuit, can play songs at the same time in the digital tube displays the number of notes played music.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MT9M001
    FPGA驱动MT9M001的verilog代码,里面还有ddr3部分将图像数据进行存储,lcd进行图像显示,里面的摄像头驱动部分很详细,大家可以多研习研习(Verilog driver MT9M001 code, which is also the DDR3 image data storage, LCD display, which drives the part is very detailed, we can learn more)
    2020-07-10 13:48:54下载
    积分:1
  • dingshi
    定时器加数码管显示源码,以及test bench测试模块源码,经modelsim仿真结果正确(Timer plus digital display source code, and test bench test module source code, by modelsim simulation results are correct)
    2013-07-27 10:34:41下载
    积分:1
  • 基于FPGA的电子时钟设计
    具体设计内容计时功能:电子表的基本功能,要求用LCD显示,显示格式是时、分、秒;校时功能:用户可以更改当前时间。设置闹钟时间:用户可以设置闹钟时间,其操作过程与校时过程一样;整点报时开关:整点报时可以由用户设定为开启或关闭两种状态,当整点报时开启时,电子表会在整点时发出1秒的闹铃声(在UP3的板上用一个LED表示);闹钟功能开关:闹钟由用户设定为开启或关闭,当闹钟开关开启时,如果当前时间与设置的闹钟时间一致,发出长达10秒的闹铃声;
    2022-11-29 04:25:04下载
    积分:1
  • Риторика_Зачетная работа
    access must be conf urr arr
    2019-05-29 20:23:53下载
    积分:1
  • rs(31-19)
    本源代码是RS(31,19)编码器的顶端实现程序和测试程序,此程序可以验证编码器工作与否。此代码,已在ModelSim验证通过。并附上测试时所产生的结果图像。(Source code is RS (31,19) encoder to achieve the top programs and testing procedures, this program can verify the encoder to work or not. This code has been verified in ModelSim. Together with the result when the test images.)
    2011-05-25 20:59:37下载
    积分:1
  • VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng l
    VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng lại)
    2022-03-19 05:46:27下载
    积分:1
  • QPSK
    用Verilog语言实现QPSK调制,QPSK是一种数字调制方式。它分为绝对相移和相对相移两种。 (Verilog language using QPSK modulation, QPSK is a digital modulation. It is divided into absolute and relative phase shift of the phase shift of two.)
    2011-01-24 17:46:44下载
    积分:1
  • Altra Inc. bought a Max II EPM1270T144 circuit board, one written in Verilog HDL...
    买的Altra公司的一款Max II EPM1270T144的电路板,其中的一个用Verilog HDL 编写的驱动数码管的程序,完全可用。-Altra Inc. bought a Max II EPM1270T144 circuit board, one written in Verilog HDL using the digital controls process-driven, fully available.
    2022-02-16 01:33:54下载
    积分:1
  • Adder4
    本设计是设计了一个4位全加器的内容,是由4个一位全加器串联而成的(The design is to design a full adder 4 content, is one of four full adder in series from the)
    2009-05-11 19:50:58下载
    积分:1
  • Design-of-taxi-meter-Based-on-FPGA
    本文分析了当前国内外出租车计费系统的基本组成和工作原理及主要的两种设计方式:基于单片机的设计方式和基于FPGA的设计方式;并对这两种实现方式的优点和缺点进行分析,比较后确定本系统的方案:基于FPGA的出租车计费系统的设计。(This paper analyzes the current taxi charging system at home and abroad, working principle and basic components of two major design approach: the design methods based on single chip FPGA-based design approach and the two implementations to analyze the strengths and weaknesses, After comparing the program to determine the system: FPGA-based taxi billing system.)
    2011-05-11 15:38:37下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载