登录
首页 » VHDL » 8. For the key to enter a password lock, assuming that reset after the seven lam...

8. For the key to enter a password lock, assuming that reset after the seven lam...

于 2022-07-16 发布 文件大小:635.09 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

8对于输入密码锁的键,假设重置后七个灯显示" 0",并且使用sw1、sw2、sw3 3,只需按任意sw1、sw2、sw3,将使七个灯显示值相加" 1

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • This document gives the code for programming a CC2500 transceiver using Altera S...
    This document gives the code for programming a CC2500 transceiver using Altera Stratix FPGA. The FPGA and CC2500 are connected through SPI mode with the FPGA as the master and CC2500 as the slave.
    2022-02-26 15:59:21下载
    积分:1
  • 基于NiosⅡ的2 de2_tvproject
    本演示使用VGA输出和DVD播放器播放视频和音频输入
    2022-01-26 03:44:01下载
    积分:1
  • ssi_tx
    VHDL同步串口发送部分,基于Xilinx ISE的编程平台(synchronous serial port sending part on VHDL)
    2021-01-18 20:08:43下载
    积分:1
  • wishbone 源代码,opencore
    wishbone 源代码,opencore-wishbone source code, opencore
    2022-05-13 00:28:04下载
    积分:1
  • matrix-keyboard-
    矩阵键盘控制的FPGA,verilog语言实现,包括rtl,ucf,以及testbench的详尽代码(Exhaustive code matrix keyboard control FPGA, Verilog language, including the rtl, ucf, and testbench)
    2021-01-16 22:18:50下载
    积分:1
  • Lab15_sw2reg
    开关数据加载到寄存器并显示的设计与实现.3. 设计一个可以把4个开关的内容存储到一个4位寄存器的电路,并在最右边的7段显示管上显示这个寄存器中的十六进制数字。我们使用到去抖动模块clock_pulse, 用btn[0]作为输入;8位寄存器模块,用btn[1]作为加载信号;7段显示管上的显示模块x7segbc;分频模块clkdiv,用以产生模块clock_pulse和x7segbc的clk190时钟信号。(Design of switching data is loaded into the register and display the.3. design and implementation of a 4 switch content storage circuit to a 4 bit register, and in the 7 section of the most on the right shows the register in the sixteen decimal digital display tube. We used to go to the jitter module clock_pulse, with btn[0] as the input 8 bit register module, as the loading signal by btn[1] 7 segment display module on the x7segbc pipe frequency module clkdiv, clk190 clock signal for generating module clock_pulse and x7segbc.)
    2014-03-30 09:50:48下载
    积分:1
  • VHDL编程语言设计,显示灯,显示VHDL字样。
    VHDL编程语言设计,显示灯,显示VHDL字样。-VHDL programming language design, indicator lights, indicating the word VHDL.
    2022-06-28 14:26:29下载
    积分:1
  • data_rom
    正弦信号发生器,用VHDL来完成,抗干扰能力较强,(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)
    2009-07-15 22:44:02下载
    积分:1
  • 介绍了基于Altera 公司的CPLD 芯片FL EX10 K,以及利用VHDL 语言实现多位二进 制码转换成8421BCD 码的原理、设计思路和软件实现。...
    介绍了基于Altera 公司的CPLD 芯片FL EX10 K,以及利用VHDL 语言实现多位二进 制码转换成8421BCD 码的原理、设计思路和软件实现。-Introduction based on Altera
    2022-02-16 07:54:31下载
    积分:1
  • xapp1251
    说明:  1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载