登录
首页 » VHDL » Quartus senior io distribution, manual example

Quartus senior io distribution, manual example

于 2022-07-11 发布 文件大小:25.90 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

quartus 中,高级io分配,手动的例子-Quartus senior io distribution, manual example

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Stumper.cpp
    Convert Roman numerals to integers
    2012-12-05 03:59:59下载
    积分:1
  • ds312_Spartan-3E-FPGA
    FPGA资料与所用元器件的数据参考手册与应用指南(ds312_Spartan-3E FPGA Family )
    2012-09-18 21:43:54下载
    积分:1
  • FPGA
    学习FPGA的资料,基于FPGA的卡尔曼滤波器的设计与实现(Learning FPGA information, FPGA-based Design and Implementation of Kalman Filter)
    2010-03-15 21:19:56下载
    积分:1
  • USB接口控制器参考设计,xilinx提供的VHDL源代码
    USB接口控制器参考设计,xilinx提供的VHDL源代码-USB interface controller reference design for Xilinx VHDL source code
    2022-12-12 09:35:03下载
    积分:1
  • 基于FPGA的多波形发生器 基于FPGA的多波形发生器
    基于FPGA的多波形发生器 基于FPGA的多波形发生器-FPGA-based multi-waveform generator based on multi-FPGA Waveform Generator
    2022-03-17 22:22:40下载
    积分:1
  • 希尔伯特变换是通信系统中的一个重要组成部分,如:
    The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude and phase detection, etc. It can be formulated as filtering operation which makes it possible to approximate the Hilbert Transform with a digital filter. Due to the non-causal and infinite impulse response of that filter, it is not that easy to get a good approximation with low hardware resource usage. Therefore, different filters with different complexities have been implemented. The detailed discussion can be found in "Digital Hilbert Transformers or FPGA-based Phase-Locked Loops" (http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4629940). The design is fully pipelined for maximum throughput.
    2023-02-02 09:20:04下载
    积分:1
  • PCI_PIO
    不足20元的PCI设计,含ABEL源代码。(PCI design less than 20Yuan ,including ABEL code)
    2005-08-28 02:44:26下载
    积分:1
  • 基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0005, a very good paper and procedures, we quickly under ah
    2022-03-18 17:11:42下载
    积分:1
  • 我用过的verilog hdl写的SDRAM core源程序,经过测试应用
    我用过的verilog hdl写的SDRAM core源程序,经过测试应用-I used to write Verilog HDL source of SDRAM core, the test application
    2022-01-23 10:44:34下载
    积分:1
  • tdm_latest[1]
    TDM,就是时分复用。本程序完成4通道,没通道最多32路64K信号的交换,就是说可以完成32x4个电话信号交换(TDM, is time-division multiplexing. The process is complete 4-channel, no channel up to 64K 32 to exchange signals, that can be done 32x4 telephone signal exchange)
    2010-07-07 15:28:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载