登录
首页 » VHDL » Quartus senior io distribution, manual example

Quartus senior io distribution, manual example

于 2022-07-11 发布 文件大小:25.90 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

quartus 中,高级io分配,手动的例子-Quartus senior io distribution, manual example

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DDR2_hardcore_userguide
    xillinx Spartan6 FPGA DDR 接口设计指南(xillinx Spartan6 FPGA DDR Interface Design Guidelines)
    2009-11-23 10:18:28下载
    积分:1
  • VHDL写的PWM发生器,仿真通过,波形基本完美,可以用于直流电机的控制...
    VHDL写的PWM发生器,仿真通过,波形基本完美,可以用于直流电机的控制-PWM generator written in VHDL, simulation is passed, the basic waveform perfect, can be used for DC motor control
    2022-09-19 14:15:03下载
    积分:1
  • qianzhaowang
    说明:  一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)
    2019-01-21 17:18:13下载
    积分:1
  • 用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.
    用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.-write VHDL VGA core, is a very good subset of the core, has a lot of functions.
    2022-01-26 04:58:14下载
    积分:1
  • HDB3
    HDB3码在matlab中的仿真,包括原始码、AMI码及HDB码的相关仿真图形(HDB simulink in matlab)
    2020-07-04 19:40:02下载
    积分:1
  • chuzuche
    出租车vhdl程序,并带有testbench仿真程序,通过开始按键复位,然后根据行使信号进行公里计数,起步价3公里8元钱,超过3公里一公里1元钱(Taxi vhdl program, with a testbench simulation program, started by the reset button, then the exercise kilometer count signal, starting at 3 km 8 yuan, more than three kilometers one kilometer dollar.)
    2016-07-14 14:41:24下载
    积分:1
  • MATLAB产生单脉冲信号的数据 exp_rom
    说明:  通过MATLAB产生单脉冲信号的数据,存储下来作为verilog代码实现的DDS的数据源,用于验证DA数据的ddio的调试是否有问题。(The data of monopulse signal generated by MATLAB is stored as the data source of DDS implemented by Verilog code to verify whether the ddio debugging of DA data is problematic.)
    2020-06-23 04:40:02下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • XDS100v3-Design-Kit-1.0-Setup
    压缩包是ti xds100v3 Design kit的安装文件,安装后有原理图、PCB文件,与DSP接口采用FPGA,安装后有源码,是VHDL格式的,支持开源,降低开发成本(Compression package is ti xds100v3 Design kit installation file after installation schematics, PCB files, and DSP interface with FPGA, after installation source is VHDL formats, support for open source, reduce development costs)
    2014-08-28 09:36:34下载
    积分:1
  • openmips
    一个开源mips处理器verilog 源码(wishbone interface wishbone interface)
    2020-08-16 15:48:32下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载