-
等精度测频率
利用stm32F407实现的等精度测频,可以精确测量频率,误差很小(The equal precision frequency measurement realized by stm32F407 can accurately measure frequency with little error.)
- 2020-06-19 13:00:02下载
- 积分:1
-
adconfig
AD9268的配置Verilog实现,程序用于实现4通道的AD9268的配置(The 4 channel AD9268 configuration)
- 2021-04-15 16:58:54下载
- 积分:1
-
CPLD
基于CPLD 的光电脉冲码盘
信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design
- 2022-08-10 19:02:11下载
- 积分:1
-
系统设计
基于数码管独立显示和三色灯的交通指示系统设计(Design of Traffic Indicator System Based on Digital Tube Independent Display and Tri-color Lamp)
- 2020-06-21 02:00:01下载
- 积分:1
-
vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高...
vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高-VHDL language description of the main description of statements and the use of methods, containing examples for learning improve
- 2022-01-31 14:01:30下载
- 积分:1
-
XDS100v3-Design-Kit-1.0-Setup
压缩包是ti xds100v3 Design kit的安装文件,安装后有原理图、PCB文件,与DSP接口采用FPGA,安装后有源码,是VHDL格式的,支持开源,降低开发成本(Compression package is ti xds100v3 Design kit installation file after installation schematics, PCB files, and DSP interface with FPGA, after installation source is VHDL formats, support for open source, reduce development costs)
- 2014-08-28 09:36:34下载
- 积分:1
-
halfband
verilog写的39阶通带为20KHz的半带fir滤波器,经测试正确。(verilog halfband FIR)
- 2020-12-25 14:29:04下载
- 积分:1
-
xapp1026
XILINX中LWIP协议例子应用指南,有实际例子(Examples of applications in LWIP agreement XILINX Guide, a practical example)
- 2020-10-13 22:07:32下载
- 积分:1
-
vhdl classical source code
vhdl经典源代码――ps2接口设计,入门者必须掌握-vhdl classical source code-- ps2 interface design, beginners must master
- 2022-04-07 18:12:38下载
- 积分:1
-
bldc_motor_control_design_example
无刷直流电机 VHDL VERILOG 控制,速度环,RS232 串口接收发送 始终分频 PWM生成 电机相序 actel FPGA使用-VERILOG BLDC control of the use of actel FPGA( actel VERILOG BLDC control of the use of actel FPGA)
- 2020-10-29 09:19:57下载
- 积分:1