-
初学VHDL有用的,了解后对复杂设计有很大帮助.
初学VHDL有用的,了解后对复杂设计有很大帮助.-VHDL beginner useful understanding of the complexity of the design has been inspired by them.
- 2022-08-10 16:58:07下载
- 积分:1
-
Verilog很不错的进阶书!看完后对数字模拟集成电路设计有个深入的认识!...
Verilog很不错的进阶书!看完后对数字模拟集成电路设计有个深入的认识!-This book is very important for a designer who wants to design a great digital circuits!
- 2022-03-15 20:34:36下载
- 积分:1
-
texi
基于FPGA的出租车计价器,欢迎大死同学多多交流(FPGA-based Taximeter, welcomes the dead students more exchanges)
- 2008-05-09 22:49:48下载
- 积分:1
-
show frequency measurement, external 24MHz crystal oscillator, the data show tha...
显示频率测量,外接24MHz晶振,显示数据为三位,分四个档来测量-show frequency measurement, external 24MHz crystal oscillator, the data show that three, four hours to measure stalls
- 2022-03-16 13:33:43下载
- 积分:1
-
EMIF
EMIF接口调试代码,使用的是Verilog语言,FPGA与DSP通信,测试成功(EMIF interface debugging code that USES the Verilog language, FPGA and DSP communication, testing success)
- 2020-12-04 10:39:24下载
- 积分:1
-
verilog-lfsr-master
说明: Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
- 2020-06-24 21:40:01下载
- 积分:1
-
VHDL hardware design study of 100 cases (chief recommended)
硬件设计VHDL学习100例(站长推荐)-VHDL hardware design study of 100 cases (chief recommended)
- 2023-07-12 20:55:02下载
- 积分:1
-
fftip
2008-2009年优秀硕士论文之:基于FPGA的高性能32位浮点FFT IP核的开发(Outstanding Master' s thesis 2008-2009: FPGA-based high-performance 32-bit floating-point FFT IP core development)
- 2010-12-09 19:31:46下载
- 积分:1
-
潘松编写的EDA书籍!学习FPGA的好帮手!
潘松编写的EDA书籍!学习FPGA的好帮手!-Pinson prepared by the EDA books! Learning FPGA a good helper!
- 2023-01-24 08:30:05下载
- 积分:1
-
第七次课--视频图像DCT处理及水印嵌入_2
说明: 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。
利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。
利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。
利用双线性插值方法实现对图像640×480到1024×768的放大操作。
完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format.
Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface.
With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA.
The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768.
Complete the VGA display interface design.)
- 2020-06-25 04:00:02下载
- 积分:1