登录
首页 » VHDL » ByteBlasterII 下载线的制作

ByteBlasterII 下载线的制作

于 2023-03-03 发布 文件大小:67.74 kB
0 213
下载积分: 2 下载次数: 1

代码说明:

ByteBlasterII 下载线的制作-Download ByteBlasterII production line

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 429recive
    实现FPGA接收429板卡发送的信号,并根据数据最后两位点亮相应的LED。(FPGA to achieve the 429 board to receive the signal sent, and according to the data of the last two of the corresponding LED.)
    2015-11-26 11:18:19下载
    积分:1
  • High
    高速多通道crc实现,可以并行实现5个通道数据的校验,支持10GB以太网标准-High-speed multi-channel crc implementation, can be achieved in parallel 5-channel data validation, support for 10GB Ethernet standard
    2022-07-18 13:13:37下载
    积分:1
  • lovesh
    NN CONTROLLER FOR UPQC
    2012-11-12 14:01:31下载
    积分:1
  • LM
    说明:  用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • FPGA_实时时钟设计
    通过配置DS1302芯片来实现实时时钟的监测,我们通过通过控制2个按键来选择我们要在数码管上显示的时间,按下按键1我们来显示周几,按下按键2来显示年月日,不按显示时分秒,这样显示复合我们的数字表的显示(By configuring DS1302 chip to monitor the real-time clock, we select the time that we want to display on the digital tube by controlling 2 keys. Press key 1 to show the week, press the key 2 to show the year and month, not according to the display time, so that the display of the display of the display of our digital table.)
    2020-10-22 15:17:23下载
    积分:1
  • 用verilog写的基于cpld的出租车计费器的源码,需要的参考一下
    用verilog写的基于cpld的出租车计费器的源码,需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to
    2022-06-11 23:05:49下载
    积分:1
  • complex_timing_by_Primetime
    用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
    2012-08-05 19:07:47下载
    积分:1
  • RISC-V-Reader-Chinese-v2p1
    说明:  RISC-V 芯片设计规范,很有参考价值,开源芯片设计必备参考资料,希望对大家有帮助。(The RISC-V Foundation is chartered to standardize and promote the open RISC-V instruction set architecture)
    2020-07-01 23:00:02下载
    积分:1
  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • sin and cos with cordic VHDL
    该模块采用cordic算法计算正弦和余弦,并采用参数化方式实现。 ;包中存在其他模块。
    2022-05-25 06:14:20下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载