登录
首页 » VHDL » 一个同步有限状态机(FSM)的设计是一个数字的共同任务…

一个同步有限状态机(FSM)的设计是一个数字的共同任务…

于 2022-01-26 发布 文件大小:118.62 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and different methodologies are compared using real-world examples.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4BITMUIT
    利用LPM_MUIT宏模块设计一个四位数据乘法器(Use LPM_MUIT macro module design a four data Multiplier)
    2013-09-05 10:06:52下载
    积分:1
  • ldpc
    最近在做毕设,ldpc码的编解码实现,这个是verilog实现。(Recently completed the set up to do, ldpc code codec implementation, this is the Verilog implementation.)
    2021-05-14 15:30:02下载
    积分:1
  • dac_spi
    DA9125 配置spi程序 正弦波产生(DA9125 configuration spi program sine wave generated)
    2017-05-27 20:17:40下载
    积分:1
  • Golden Week Ligong Verilog HDL reference guide, learning VerriLog things.
    周立功Verilog HDL黄金参考指南,学习VerriLog的东西。-Golden Week Ligong Verilog HDL reference guide, learning VerriLog things.
    2022-04-28 19:53:04下载
    积分:1
  • 几个VHDL的源代码和和一个本人编写的5级流水线RISC CPU的代码
    几个VHDL的源代码和和一个本人编写的5级流水线RISC CPU的代码-several VHDL source code, and in my preparation of a five pipelined RISC CPU code
    2023-05-10 01:55:03下载
    积分:1
  • The use of Altera' s FPGA
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个ROM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a ROM memory.
    2022-08-23 17:16:15下载
    积分:1
  • 基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样...
    基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样-based on the fpga and fskpsk signal generator,can achieve sample to the 1.2kHz and 2.4kHz sin wave
    2023-08-25 08:15:03下载
    积分:1
  • 采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....
    采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整.-Using Verilog HDL language hardware design, the realization of the basic public telephone billing function, design integrity.
    2022-02-25 23:14:29下载
    积分:1
  • Vivado基础实验
    通过用vivado完成一个流水灯项目手把手教你如何使用vivado,内容十分详细。(Using vivado to complete a running light project, you can learn how to use vivado by hand. The content is very detailed.)
    2018-12-06 16:14:45下载
    积分:1
  • verilog_DATA_displays
    使用verilog语言,滚动显示“verilog”字符串程序代码及相关说明(Using verilog language, scrolling display " verilog" string code and instructions)
    2014-01-16 10:49:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载