登录
首页 » VHDL » VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考

VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考

于 2022-06-13 发布 文件大小:169.62 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考-VHDL Quick Reference Guide, a brief summary of VHDL, is well suited to do the development of reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LFSR模块,单个模块,实现移位寄存器,生成测试用pattern
    LFSR模块,单个模块,实现移位寄存器,生成测试用pattern-LFSR
    2023-05-12 15:15:03下载
    积分:1
  • ddr2 controller功能控制,里面有四个模块
    ddr2 controller功能控制,里面有四个模块-ddr2 controller functions to control, which has four modules
    2022-08-22 19:25:19下载
    积分:1
  • adder_array
    adder_array的设计。加法器阵列设计,顶层模块,四步流水,21位(adder_array the design. The adder array design, top-level module, four-step pipeline, 21)
    2013-04-17 00:19:05下载
    积分:1
  • MIPS处理器的组员大作业,可以直接运行,提交,环境是quartus
    MIPS处理器的组员大作业,可以直接运行,提交,环境是quartus-MIPS processor crew great job, you can run directly, the author, the environment is quartusII
    2023-05-21 22:20:04下载
    积分:1
  • eluosi_game
    这是一个基于NIOSII的俄罗斯方块游戏设计,是基于FPGA的,利用流模式DMA传输实现游戏。(This is a box based on the Russian NIOSII game design, is based on the FPGA, and the use of streaming mode DMA transfer realize the game.)
    2007-09-29 23:52:25下载
    积分:1
  • VHDL的您的信息的一个游戏程序的源代码,我希望那些在…
    一个游戏程序vhdl源码,供大家参考,希望有兴趣的人下载-VHDL source code of a game program for your information, I hope those who are interested in downloading
    2022-03-19 17:54:49下载
    积分:1
  • 主要是RS
    主要是RS-232串行接口技术并且通过了串行收发器UART的开发实例演示了接口设计的基本步骤程序-Is RS-232 serial interface technology and, through a serial UART transceiver development of interface design examples demonstrate the basic steps of the procedure
    2022-03-17 15:36:56下载
    积分:1
  • 13.3_Tracing
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动跟踪(System Generator based image processing engineering, multimedia processing on FPGA source, video-based motion tracking)
    2020-11-04 17:39:51下载
    积分:1
  • VHDL的应用:USB
    VHDL的应用:USB-BLASTER的原理图-VHDL FOR USB-BLASTER
    2022-04-23 08:50:27下载
    积分:1
  • CPLD drives with digital control, of from 0000 to 9999, digital control is a dyn...
    用CPLD驱动数码管,实现从0000计到9999,数码管是用动态显示,程序用VERILOG完成的-CPLD drives with digital control, of from 0000 to 9999, digital control is a dynamic display, the program completed with VERILOG
    2022-05-23 09:34:50下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载