登录
首页 » VHDL » Verilog code to calculate Sobel

Verilog code to calculate Sobel

于 2022-03-24 发布 文件大小:538.00 B
0 153
下载积分: 2 下载次数: 1

代码说明:

Verilog code to calculate Sobel

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • textiowrite
    quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
    2014-02-03 23:56:30下载
    积分:1
  • How to Connecting Xilinx FPGAs to the Philips
    How to Connecting Xilinx FPGAs to the Philips
    2022-08-14 17:50:57下载
    积分:1
  • my_uart
    一个简单的UART串口程序,能实现数据的发送与接收,但没有奇偶校验等验证数据传输是否正确。(A simple UART serial program, can send and receive data, but there is no parity and other validation data is correct.)
    2011-08-17 20:48:11下载
    积分:1
  • MAX262
    MAX262是一款可程控滤波芯片,该是它的英文数据手册.(MAX262 is a programmable filter chip, which is its data sheet in English.)
    2007-08-14 16:32:01下载
    积分:1
  • 232543
    FPGA Implementation of QFT based Controller for a Buck type DC-DC Power Converter and Comparison with Fractional and Integral Order PID Controllers
    2010-08-20 17:53:54下载
    积分:1
  • 一个基于fpga的源程序,对于初始接住的人来说很有帮助
    一个基于fpga的源程序,对于初始接住的人来说很有帮助-FPGA-based source for the initial very helpful for those who catch
    2023-01-04 08:05:03下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-06-13 02:00:08下载
    积分:1
  • crc16CCITT
    自己用verilog编写的crc16-ccitt码的产生,是并行的。(Crc16-ccitt code written in verilog generate parallel.)
    2012-12-13 09:46:58下载
    积分:1
  • CodedLOCK
    基于FPGA的电子密码锁设计与实现,语言是VHDL语言,有注释(FPGA-based design and implementation of electronic locks, language is VHDL language, annotated)
    2013-08-27 21:37:06下载
    积分:1
  • attachments
    attachement of attachments..bits pilani
    2013-04-13 23:08:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载