-
DTMB
能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
- 2013-07-25 11:22:28下载
- 积分:1
-
一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!...
一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!-A VHDL design with the use of powerful 32-bit CPU, this document contains a complete set of DDR controller program!
- 2023-08-19 21:45:03下载
- 积分:1
-
IOLED
基于单片机显示原理的IO和LED显示原理(Based on the principle of IO chip and LED display shows the principle)
- 2011-09-02 17:09:24下载
- 积分:1
-
wishbone
wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
- 2012-12-05 12:22:24下载
- 积分:1
-
实现PWM波型....使用VHDL语言
实现PWM波型....使用VHDL语言-Realization of PWM waveform using the VHDL language ....
- 2022-09-10 03:00:02下载
- 积分:1
-
msk_mod_demod
该程序实现最小频移键控信号的调制解调,经测试无误。(The program implements minimum shift keying signal modulation and demodulation, tested and correct.)
- 2013-10-14 23:02:39下载
- 积分:1
-
this a fpga sparttan 3e based project in which
i have made a game based on vg...
this a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the main file included in the project.-this is a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the main file included in the project.
- 2023-09-06 13:30:04下载
- 积分:1
-
FPGA讲义适合中等以上读者,主要是FPGA的一些高级应用
FPGA讲义适合中等以上读者,主要是FPGA的一些高级应用-FPGA notes for readers more than moderate, mainly a number of advanced applications FPGA
- 2022-06-16 08:29:17下载
- 积分:1
-
MX25L6445E--Verilog--v1.18
MX25L6445E开发时间,Verilog语言(MX25L6445E development time, Verilog language)
- 2011-07-20 15:11:31下载
- 积分:1
-
本代码介绍了使用VHDL开发FPGA的一般流程,最终采用了一种基于FPGA的数字频率的实现方法。该设计采用硬件描述语言VHDL,在软件开发平台ISE上完成,可以...
本代码介绍了使用VHDL开发FPGA的一般流程,最终采用了一种基于FPGA的数字频率的实现方法。该设计采用硬件描述语言VHDL,在软件开发平台ISE上完成,可以在较高速时钟频率(100MHz)下正常工作。该设计的频率计能准确的测量频率在1Hz到100MHz之间的信号。使用ModelSim仿真软件对VHDL程序做了仿真,并完成了综合布局布线,最终下载到芯片Spartan-II上取得良好测试效果。-the code on the FPGA using VHDL development of the general process, finally adopted a FPGA-based digital frequency method. The design using VHDL hardware description language, the software development platform ISE completed, the higher speed clock frequency (100MHz) under normal work. The design of the frequency meter can be accurately measured in a frequency of 100MHz between Hz signal. Use ModelSim VHDL simulation software to do the simulation process, and completed a comprehensive layout cabling, downloaded to the final chip Spartan-II made good on the test results.
- 2022-10-09 05:15:03下载
- 积分:1