登录
首页 » VHDL » 使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭...

使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭...

于 2022-03-17 发布 文件大小:54.18 kB
0 230
下载积分: 2 下载次数: 1

代码说明:

使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭-Using VHDL language, on Altera s DE2 development board for development, which in this case the realization of paragraph 7 of the on-board digital tube display, in niosiiIDE hardware implementation based on a small circle of bright lights out

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart-for-fpga
    Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • UVM实战_卷Ⅰ
    说明:  本书纸版由机械工业出版社于2014年出版,张强编著,电子版由华章分社(北京华章图文信息有限公司)全球范围内制作与发行(The book was published in paperback by China machine press in 2014, and edited by zhang qiang. The electronic version was produced and distributed worldwide by huazhang branch (Beijing huazhang graphic information co., LTD.))
    2020-10-12 23:07:32下载
    积分:1
  • 使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。
    使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。-a vhdl-program use Xilinx3S400
    2022-06-18 05:27:27下载
    积分:1
  • MIPSTOP
    说明:  misp顶层文件,verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
    2020-06-18 04:40:02下载
    积分:1
  • 利用扫描加记数程序实现百进制,适合VHDL的初学者使用.
    利用扫描加记数程序实现百进制,适合VHDL的初学者使用.-increase in the use of scanning program in mind several hundred 229 and is suitable for beginners to use VHDL.
    2022-03-21 06:59:03下载
    积分:1
  • Three-Pulse-VSR-
    对三相电压型逆变器的数学模型进行了详细的数学推导,简单容易理解(Three-phase voltage inverter for the mathematical model of a detailed mathematical derivation is simple and easy to understand)
    2011-08-14 22:30:28下载
    积分:1
  • 01-USB
    usb读取,仅供参考,在实际应用中要更改以下数据。(Read usb data)
    2012-12-24 15:35:40下载
    积分:1
  • 24小时计时时钟
    实现24小时计时,因为位数不够,这里是12进位,可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)
    2020-06-23 19:40:01下载
    积分:1
  • AD
    说明:  基于fpga的ad采样程序 可控制ad9226对信号进行采样(Ad9226 signal sampling can be controlled by ad9226 sampling program based on FPGA)
    2020-12-19 17:09:10下载
    积分:1
  • 用verilog编写的1024点的fft快速傅立叶变换
    用verilog编写的1024点的fft快速傅立叶变换-Verilog prepared using 1024 point fft Fast Fourier Transform
    2022-05-07 18:57:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载