网站首页

登录

摘要：本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计，用CPLD 作为交通灯控制器的主控芯片，采用VHDL 语言编写控制程序，利用CPLD的可重复编...

于 2022-05-20 发布文件大小:34.42 kB

 0  148

下载积分: 2 下载次数: 1

我要下载

代码说明：

摘要：本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计，用CPLD 作为交通灯控制器的主控芯片，采用VHDL 语言编写控制程序，利用CPLD的可重复编程和在动态系统重构的特性，大大地提高了数字系统设计的灵活性和通用性。关键词：CPLD；VHDL；交通灯控制器中图分类号：TP39 Abstract ：This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by-Abstract: This paper introduces the CPLD chip to the traffic lights at the crossroads of design, traffic lights with CPLD as the master controller chip, the use of VHDL language control procedures, the use of CPLD re-programming and dynamic system reconfiguration in the features greatly enhance the digital system design flexibility and versatility. Keywords: CPLD VHDL traffic lights controller CLC number: TP39 Abstract: This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

UVM
uvm验证方法学入门。step by step，适合IC验证人员入门(uvm verification methodology started. step by step, for IC verification personnel entry)

2015-04-05 23:14:20下载

积分：1
用于fpga学习，共同分享学习经验和交流学习心得
用于fpga学习，共同分享学习经验和交流学习心得-For fpga to learn, to share learning experiences and the exchange of learning

2022-02-25 22:21:38下载

积分：1
"Verilog HDL Design Guide" 4
《Verilog HDL 程序设计教程》4-"Verilog HDL Design Guide" 4

2023-06-21 01:20:03下载

积分：1
dvb_s2_ldpc_decoder_latest.tar
LDPC COded OFDM System

2013-02-09 21:41:33下载

积分：1
这是一个基本的ARM7_Core 有基本功能但不是太完善
这是一个基本的ARM7_Core 有基本功能但不是太完善-This is a basic ARM7_Core has the basic functions, but not too perfect

2022-01-26 06:35:06下载

积分：1
urisc
自己用verilog编写的urisc程序，调试成功，压缩包里有仿真图像，值得学习参考。(Written in verilog urisc program debugging, simulation image compression bag, worth learning reference.)

2021-04-22 17:38:48下载

积分：1
256M_sdram_OK
改自特权同学verilog语言写sdram测试程序；支持256M内存(verilog sdram )

2013-12-23 16:15:43下载

积分：1
dianyuan
saber的仿真模型，是一个电源的，经过调试已经成功(The simulation model of the saber, is a power, after commissioning has been successfully)

2012-04-06 12:17:23下载

积分：1
banjian
完成一个1位全减器的设计。以全减器为元件程序完成8位减法器设计。(Completed a one minus the whole design. Full reduction is to complete eight subtraction element program design.)

2015-06-26 21:17:49下载

积分：1
VHDL.Programming
这是这本书的第四个版本，现在这个版本不仅提供了VHDL语言的覆盖面，但设计方法的信息，以及。此版本将指导读者通过创建一个VHDL设计的过程中，模拟设计，综合设计，放置和布线设计，使用的重要模拟验证的最终结果，新的技术，称为全速调试，提供了极其快速设计验证。在这个版本的设计，例如已被更新(This is the fourth version of the book and this version now not only provides VHDL language coverage but design methodology information as well. This version will guide the reader through the process of creating a VHDL design, simulating the design, synthesizing the design, placing and routing the design, using VITAL simulation to verify the final result, and a new technique called At-Speed debugging that provides extremely fast design verification. The design example in this version has been updated to reflect.)

2012-04-08 19:36:36下载

积分：1

696516资源总数
106914会员总数
0今日下载