登录
首页 » VHDL » 本设计是针对LEON3 Altera Nios II startix2

本设计是针对LEON3 Altera Nios II startix2

于 2022-05-18 发布 文件大小:112.09 kB
0 136
下载积分: 2 下载次数: 1

代码说明:

This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dot_product
    实现矩阵相乘,即点积运算,为VERILOG语言。可以根据自己的需要改变维数,采用了流水线的结构(Achieve matrix multiplication, ie dot product operations, for VERILOG language. You can change the dimension according to their needs, using a pipeline structure)
    2015-01-27 10:52:52下载
    积分:1
  • SPI_Code(Verilog)
    SPI总线硬件描述语言Verilog下的实现,含主模式和从模式的实现,经过仿真验证,可作为一个单独的模块使用(SPI bus under the Verilog hardware description language to achieve with the main mode and slave mode realization, through simulation, can be used as a separate module uses)
    2021-05-13 13:30:02下载
    积分:1
  • 用verilog语言实现的huffman编码源程序
    本压缩包,包换一个用verilog语言实现的huffman编码源程序,同时给出了众多论文和基础知识的文档资料,一应俱全。(The compression package, shifting one using huffman coding verilog language source code, and gives basic knowledge of many papers and documentation, everything.)
    2013-09-11 10:55:28下载
    积分:1
  • vhdl,双向移位寄存器,实现置数,左移及右移操作
    vhdl,双向移位寄存器,实现置数,左移及右移操作-vhdl, bi-directional shift register to achieve set the number of left and right shift operation
    2022-07-14 16:53:32下载
    积分:1
  • Hardware Description Language VHDL of the frequency counter program can be used...
    硬件描述语言VHDL的频率计程序,可用于做实验,或者初学者借鉴.-Hardware Description Language VHDL of the frequency counter program can be used for experiments, or the beginners learn.
    2023-01-23 07:20:04下载
    积分:1
  • paidui
    排队电路设计,适用于EDA大作业,大学生适合使用,初学者,仅仅是vhdl的语言,可以借鉴(Queuing circuit design, suitable for EDA operation, college students suitable for use, beginners, only the language of VHDL, can learn from)
    2017-12-10 23:47:23下载
    积分:1
  • wdt
    Watch Dog Counter reset the output when the given timing meets.
    2009-08-13 19:05:09下载
    积分:1
  • TCD1304_drive
    FPGA驱动TCD1304AP线阵CCD,并经采集将数据通过串口传输至上位机(FPGA drives TCD1304AP linear CCD, and by collecting the data transmitted through the first bit machine serial)
    2021-05-15 18:30:02下载
    积分:1
  • szdyb
    关于数字电压表的vhdl实现,有仿真程序,可以下载到板子中。(Vhdl digital voltage meter on the implementation of a simulation program can be downloaded to the board.)
    2011-05-09 21:09:07下载
    积分:1
  • ch8_1
    8选1程序,是利用vhdl编写的,自己弄得还能用,上传下(8 Select a program is written using vhdl, allowed herself can use to upload the next)
    2010-06-20 13:36:42下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载