-
DC-Voltmeter
Use this multimeter to make precise electronic measurements and tests. Easy-to-read LCD readout, positive set selector switch and 32" leads. AC voltage
- 2013-01-07 22:52:54下载
- 积分:1
-
class-test
自己编写的C++的类的测试程序,有详细的注注释,对初学者有很大帮助!!!(The own written C++ class test program, detailed annotation of Note of great help for beginners! ! !)
- 2012-08-28 09:24:41下载
- 积分:1
-
HDLC控制器
HDLC控制器源码,包括单独HDLC的Tx端和Rx端实现,以及顶层带FIFO和Wishbone总线控制器的实现,通过Wishbone可方便与CPU连接,通过软件控制整个HDLC控制器的工作。
- 2023-06-14 17:55:03下载
- 积分:1
-
介绍VHDL编程的资料,很详细,值得收藏
介绍VHDL编程的资料,很详细,值得收藏-vhdl
- 2023-01-26 15:25:04下载
- 积分:1
-
add
流水线乘法器与加法器
开发环境:Modelsim(verilog hdl)(Multiplier and adder pipeline development environment: Modelsim (verilog hdl))
- 2009-05-18 12:19:24下载
- 积分:1
-
codic
8级cordic 算法verilog (8 cordic algorithm verilog)
- 2013-08-21 11:31:46下载
- 积分:1
-
DDS_DAC_Output
说明: 本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
- 2019-05-06 10:05:10下载
- 积分:1
-
FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand.
- 2022-07-22 04:45:26下载
- 积分:1
-
GPSDECODE
完成GPS的IRIG_B码解码,已经模块化,并且有详细的中文注释(Completed the GPS IRIG_B of decoding modular, and there are detailed notes in Chinese)
- 2021-04-07 16:09:01下载
- 积分:1
-
设计了一个异步时钟域间进行通行的模块,并采用Modelsim进行仿真验证,仿真结果满足预期的目的。...
设计了一个异步时钟域间进行通行的模块,并采用Modelsim进行仿真验证,仿真结果满足预期的目的。-Designed an asynchronous clock domains between the passage of the module, and use Modelsim for simulation, the simulation results meet the intended purpose.
- 2022-02-04 07:33:00下载
- 积分:1