登录
首页 » VHDL » 一个在CPLD,EPM70128上实现的PWM控制源程序。

一个在CPLD,EPM70128上实现的PWM控制源程序。

于 2022-05-08 发布 文件大小:242.06 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

一个在CPLD,EPM70128上实现的PWM控制源程序。-A CPLD, EPM70128 realize the PWM control on the source.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Get-20-point
    this program get 20 point from user and draw functions.
    2014-01-09 03:25:06下载
    积分:1
  • EDA
    Quatus下用Verilog语言编写的双向交通灯控制系统,内含程序及波形图,注释详细,课程设计(Verilog language Quatus two-way traffic light control system, containing program and waveforms, detailed annotations, curriculum design)
    2021-01-09 12:58:51下载
    积分:1
  • tb_modular
    Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • 曼彻斯特编解码 Xilinx提供的VHDL的源代码
    曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code
    2022-10-16 22:25:03下载
    积分:1
  • wireless_communication
    无线通信调制解调用的verlog和matlab程序,很大很实用。(Wireless modem calls verlog and matlab program, very very practical.)
    2010-05-31 10:01:18下载
    积分:1
  • disptest
    模拟示波器的现实程序,有x,y和光标。采用AD5440输出,现实效果很好。(示波器x-y方式)(Analog oscilloscope reality program, there are x, y and cursor. Using AD5440 output, real good results. (Xy oscilloscope mode))
    2013-09-13 23:18:19下载
    积分:1
  • 可以实现对任意波形分任意频,分频加减通过按键实现。
    可以实现对任意波形分任意频,分频加减通过按键实现。-Can be achieved for any arbitrary waveform at frequency, frequency addition and subtraction through the keys to achieve.
    2022-01-29 02:49:45下载
    积分:1
  • 3M
    说明:  在FPGA实验操作系统实现ASK,FSK,PSK的调制解调,基带信号由M序列发生器产生,经过AD模块在示波器上进行显示,精油DA模块在同一块实验板上进行解调操作,生成信号控制LED灯的亮灭,并与调制输出信号在示波器上同时展示,并进行对比。基带信号为3MHz。(In the FPGA operating system experiment implementation ASK, FSK, PSK modulation and demodulation of the baseband signal generated by the M sequence generator, through the AD module on the oscilloscope display module, oil DA demodulation operation in the same block experiment board, the signal generation control LED lights off, and the modulated output signal displayed on the oscilloscope at the same time, and compared.)
    2018-02-09 20:07:01下载
    积分:1
  • 杰姆斯阿姆斯壮的VHDL设计,源代码
    James Armstrong VHDL Design , source code
    2022-09-04 01:55:03下载
    积分:1
  • Xilinx FPGA RAM块可通过JTAG
    Xilinx FPGA block RAM reconfig via JTAG
    2022-01-25 19:09:13下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载