登录
首页 » VHDL » 可以实现对任意波形分任意频,分频加减通过按键实现。

可以实现对任意波形分任意频,分频加减通过按键实现。

于 2022-01-29 发布 文件大小:212.05 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

可以实现对任意波形分任意频,分频加减通过按键实现。-Can be achieved for any arbitrary waveform at frequency, frequency addition and subtraction through the keys to achieve.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程
    基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程-based on the nios ii drive the lcd and ps2 module of altera de1 develop board
    2022-03-12 01:14:50下载
    积分:1
  • updown
    VHDL Programmes -2 for dumping on FPGA
    2014-02-12 00:22:46下载
    积分:1
  • alpha-beta
    阿尔法贝塔滤波器,是卡曼滤波器的简化,比卡曼滤波器速度快。这是一个实例。(aplha-beta filter is filter that faster than kalman filter)
    2020-11-25 20:09:31下载
    积分:1
  • HDB3
    用Verilog HDL语言进行HDB3编码,并通过Quartus Ⅱ仿真验证(With the Verilog HDL language HDB3 coding, and simulation by Quartus Ⅱ)
    2020-11-30 11:19:28下载
    积分:1
  • DS1302
    基于DS1302芯片的VERILOG 语言数字钟。可实现年月日时分秒显示。(DS1302 chip-based language VERILOG digital clock. Date can be achieved when every minute display.)
    2014-06-26 15:53:06下载
    积分:1
  • 系统设计
    说明:  基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • pj_gtx
    说明:  利用高速口GTX进行快速的数据传输,包括接受和发送模块,用途广泛(The use of high-speed port GTX for fast data transmission, including receiving and sending modules, has a wide range of uses.)
    2019-03-25 21:40:10下载
    积分:1
  • eda技术与vhdl课件,很经典的学习课件
    eda技术与vhdl课件,很经典的学习课件-VHDL EDA technology and courseware, it is a classic learning courseware
    2022-05-18 23:44:31下载
    积分:1
  • Several common multiplier Verilog, VHDL code
    几种常用乘法器的Verilog、VHDL代码-Several common multiplier Verilog, VHDL code
    2022-03-12 09:47:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载