登录
首页 » VHDL » 曼彻斯特编解码 Xilinx提供的VHDL的源代码

曼彻斯特编解码 Xilinx提供的VHDL的源代码

于 2022-10-16 发布 文件大小:10.36 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 67_ellipf
    vhdl very good debug release vhdl very good debug release
    2006-10-22 18:39:48下载
    积分:1
  • 密码锁
      设计一个具有较高安全性和较低成本的通用电子密码锁,其具体功能要求如下:  (1) 数码输入:每按下一个数字键:就输入一个数值,并在显示器上的最右方显示出该数值,同时将先前输入的数据依序左移一个数字位臵 (2) 数码清除:按下此键可清除前面所有的输入值,清除成为“0000”。 (3) 密码更改:按下此键时会将目前的数字设定成新的密码。 (4) 激活电锁:按下此键可将密码锁上锁。 (5) 解除电锁:按下此键会检查输入的密码是否正确,密码正确即开锁。
    2022-03-20 08:56:07下载
    积分:1
  • disptest
    模拟示波器的现实程序,有x,y和光标。采用AD5440输出,现实效果很好。(示波器x-y方式)(Analog oscilloscope reality program, there are x, y and cursor. Using AD5440 output, real good results. (Xy oscilloscope mode))
    2013-09-13 23:18:19下载
    积分:1
  • AD
    说明:  FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
    2021-04-14 21:18:55下载
    积分:1
  • FPGA_UART
    用Verilog语言实现的FPGA UART独立收发模块 思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond. 功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
    2011-10-03 13:18:56下载
    积分:1
  • 802-11-Frame_E_C
    Frame Control field  Retry:  Set in case of retransmission frame  More fragments:  Set when frame is followed by other fragment  Power Management  bit set when station go Power Save mode (PS)  More Data: When set means that AP have more buffered data for a station in Power Save mode
    2016-08-23 17:37:40下载
    积分:1
  • sim
    csapp 第二版 体系结构实验 答案 第三个部分能跑58分(the second edition csapp architecture experiment the third part of the answer can run 58 minutes)
    2013-05-20 10:28:00下载
    积分:1
  • UART_CESHI
    基于VHDL语言的串口发送和接收程序,自己调试通过,并已经运用在工程中(Based on the serial port to send and receive procedures VHDL language, its own debugging, and has been used in the project)
    2016-08-05 15:27:54下载
    积分:1
  • 计数器的VHDL语言程序实现1
    VHDL语言编写的计数器程序,实现1到9999计数,并动态扫描显示,带清零和暂停功能,课上作业自编程序-VHDL language of the counter program to achieve 1-9999 counts, and the dynamic scan showed, with Clear and suspension of functions, classes, on a self-compiled programs
    2022-01-21 03:16:50下载
    积分:1
  • calculator_final
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,音乐计算器,完成两个三位数的运算,有注释,很强大!!(Verilog, QuartusII run correctly, can be downloaded to the FPGA, music, calculator, completed two three-digit operations, there are notes, very powerful! !)
    2020-08-16 23:38:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载