登录
首页 » VHDL » 我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点...

我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点...

于 2022-05-07 发布 文件大小:872.00 B
0 204
下载积分: 2 下载次数: 1

代码说明:

我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点-I write the program in verilog hdl,it is used to control the tft lcd

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EP2C70F896C6N-pins
    将VHDL程序下载到DE2开发板,引脚分配时需要知道的芯片每个引脚功能(VHDL program will be downloaded to the DE2 development board, you need to know when the pin assignments for each pin of the chip functions)
    2020-12-09 11:09:21下载
    积分:1
  • 根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...
    根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从而发出音乐声,实验表明,采用该方法设计的音乐发生器成本低、修改方便-Music took place in accordance with the mechanism of complex programmable logic device, as occurred in the core of music devices, with high-speed integrated circuit hardware description language to describe the occurrence of music notation, with the peripheral hardware circuits, electro-acoustic conversion by the audible signal device to receive signals, which issued music, experiments show that this method of music generator design and low cost, easy to amend
    2023-06-27 23:25:04下载
    积分:1
  • fpga-jpeg
    包含DCT变换,RGB2YCBCR,JPEG等多个verilog代码及工程(Contains DCT transform, RGB2YCBCR, JPEG and many other verilog code and project)
    2013-07-02 14:10:16下载
    积分:1
  • And the string conversion of the code is relying on the synchronization state ma...
    这个并串转换代码是依靠同步状态机来实现其控制的。其实并串转换在实际的电路中使用还是比较多的,尤其在通信线路方面的复用和分解方面,原理上就是一个串并转换和并串转换的过程。举个简单的例子,计算机串口发送数据的过程,如果满足发送条件了,其实就是一个并串转换的过程了。好了,废话不说,看代码就是。 -And the string conversion of the code is relying on the synchronization state machine to achieve its control. In fact, string conversion circuit in the actual use of, or more, particularly in the area of communication lines and the decomposition of reuse, the principle is a string and the conversion and the conversion process and string. Here is a simple example, the computer serial port of the process of sending data, if sent to meet the conditions, but in fact is a process of conversion and a string. Well, do not talk nonsense, look at the code is.
    2022-03-29 17:46:13下载
    积分:1
  • bcd
    it shows bcd counter
    2013-01-01 16:16:48下载
    积分:1
  • PCI总线仲裁参考设计,Quicklogic提供的verilog代码
    PCI总线仲裁参考设计,Quicklogic提供的verilog代码-PCI bus arbitration reference design, pioneered the Verilog code
    2022-03-11 02:19:45下载
    积分:1
  • wireless
    无线通信FPGA设计Matlab Verilog代码(Wireless FPGA design Matlab Verilog code)
    2011-11-30 21:48:18下载
    积分:1
  • FSM_test for textbanch in vhdl
    FSM_test for textbanch in vhdl-FSM_test
    2022-03-26 05:01:26下载
    积分:1
  • sync_bitops
    Set a bit and return its old value.
    2015-06-23 14:22:31下载
    积分:1
  • 0720_03_AD_uart
    基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载