登录
首页 » VHDL » 50 cases of practical CPLD design, very classic CPLD design, including 50 typica...

50 cases of practical CPLD design, very classic CPLD design, including 50 typica...

于 2022-02-25 发布 文件大小:7.27 MB
0 229
下载积分: 2 下载次数: 1

代码说明:

CPLD实用设计50例,非常经典的CPLD设计,包含50个实际的典型应用,涉及直流电机PWM驱动,编码等内容,有了这50例,举一反三,就会了很多应用-50 cases of practical CPLD design, very classic CPLD design, including 50 typical practical applications, involving PWM DC motor driver, coding, etc., with these 50 cases, giving top priority will be a lot of applications

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • 666基于FPGA的MVB2类设备控制器设计_幸柒荣
    本文首先对多功能车辆总线的基本原理进行了简要的概述,接着对其实时协议进行了分析,然后对 MVB2 类设备控制器的功能及其功能模块的划分设计进行了详细的分析;最后对各功能模块进行了编程实现,并给出了仿真验证波形。(Firstly, the basic principle of the multifunction vehicle bus are briefly outlined, then analyze the real time protocol, then carried out a detailed analysis of the classification of the design function and the function module of the MVB2 device controller; finally, the function of each module of the program, and gives the simulation waveforms.)
    2017-10-24 10:57:41下载
    积分:1
  • 一个视频信号输入的verilog源代码,里面含有相关的使用文档。...
    一个视频信号输入的verilog源代码,里面含有相关的使用文档。-A video signal input of the Verilog source code, which contains documents related to the use.
    2023-02-03 13:40:04下载
    积分:1
  • zw222
    ZardWars Files ------------------------------
    2014-03-20 01:43:16下载
    积分:1
  • syn
    载波同步的verilog代码,是新手学习同步的最佳选择,值得推荐。(Verilog code carrier synchronization, synchronization is the best choice for novices to learn, it is worth recommending.)
    2021-01-08 09:48:51下载
    积分:1
  • 14_SDRAM
    说明:  高速流水的SDRAM控制器,最高速度可达速度在200M左右(high speed SDRAM controller)
    2019-06-17 18:43:54下载
    积分:1
  • shockware
    VHDL 波形防止抖动程序,学习试验材料(VHDL prevent jitter waveform procedures, the pilot study materials)
    2007-03-01 13:15:37下载
    积分:1
  • ug_dsp_builder
    本文是Altera公司编写的dspbuilder的设计方法,但是是英文原版的(This article is prepared by Altera Corporation dspbuilder design method, but it is the original English edition of)
    2008-12-14 01:33:58下载
    积分:1
  • 1pps
    fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • 用FPGA控制1602型液晶显示,显示一行英文语句。
    用FPGA控制1602型液晶显示,显示一行英文语句。-show
    2022-08-13 01:34:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载