登录
首页 » VHDL » 对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流...

对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流...

于 2022-04-30 发布 文件大小:1.45 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流-Of the ADV7181 video decoder chip for a reasonable configuration, so that the output in line with the standard video streaming ITUR656

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DCT_IDCT
    DCT and Idct with vhdl and verilog
    2017-11-22 17:15:12下载
    积分:1
  • SD_verilog
    说明:  该代码,只用了硬件描述语言Verilog在完成对SD卡控制器的编写,经济实用(The code, only the hardware description language Verilog in the completion of the SD card controller to prepare, economical and practical)
    2020-12-27 22:19:02下载
    积分:1
  • lvds_ctr_top
    说明:  用verilog编写的LVDS接口驱动程序,采用IOSERDES技术实现,经过Spartan6 FPGA调试验证,有完整的工程。(The LVDS interface driver written in verilog is implemented using IOSERDES technology. After Spartan6 FPGA debugging and verification, there is a complete project.)
    2020-03-16 10:29:10下载
    积分:1
  • UART_prj_ViHDL
    vhdl project at sbu uni in iran uart
    2010-05-08 16:18:37下载
    积分:1
  • Altera FPGA IP core of the source code for the use of Altera FPGA design to prov...
    ALTERA的FPGA的IP核的源代码,为使用ALTERA的FPGA的相关设计提供参考.-Altera FPGA IP core of the source code for the use of Altera FPGA design to provide the relevant information.
    2022-04-30 06:15:53下载
    积分:1
  • FPGA_design
    成功解决FPGA设计时序问题的三大点.word说明文档,很详细(FPGA design timing problems successfully solved the three points)
    2010-07-19 16:16:28下载
    积分:1
  • nfc
    近场通信的verilog描述,包含向量名定义,顶层设计等等的精确描述(Verilog description of near field communication, including the vector name is defined, an accurate description of the top-level design, etc.)
    2015-08-11 15:27:41下载
    积分:1
  • 18B20PLCD
    温度液晶显示演示程序 LCD数据线:P0口 LCD控制线:RS P20 RW P21 E P22 BUSY P07 18B20端口DQ :P27 (Temperature of liquid crystal display demo Data line: P0 LCD LCD RS P20 RW P21 control line: E P22 BUSY P07 18B20 DQ : P27 port )
    2011-12-03 23:04:34下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • AD0809芯片DA0832程序实现
    芯片ad0809与da0832的实现程序-ad0809 chip with the realization procedures da0832
    2022-02-04 08:56:35下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载