-
VHDL程序
利用QuartusⅡ6.0对所设计的出租车计费器的VHDL代码进行仿真,并在FPGA数字实验系统上实现了该控制。(The Quartus II 6 is used to simulate the VHDL code of the designed taxi billing device, and the control is realized on the FPGA digital experiment system.)
- 2017-12-14 12:35:23下载
- 积分:1
-
verilog-som
拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现(Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone)
- 2020-07-09 20:38:55下载
- 积分:1
-
计数器,用VHDL语言实现。
Counter written in VHDL.
- 2022-11-25 23:35:03下载
- 积分:1
-
Lab1_flash_led
EGO_1流水灯显示代码步骤过程全都有适合初学者练手(EGO_1 nxoiaocijpwjcpoewopvkpowevko)
- 2020-12-22 11:39:08下载
- 积分:1
-
8-Multipliers
国外大学上课用PPT。关于乘法器架构,实现,优化,有booth算法的具体实例。(Foreign university classes PPT. About multipliers architecture, implementation, optimization, there is a specific instance of the booth algorithm.)
- 2012-12-06 21:57:36下载
- 积分:1
-
FMCOS
复旦cpu COS
- 2015-12-23 15:53:42下载
- 积分:1
-
UART
通过PC串口调试助手向MINI板发数据(HEX),在数码管显示接收到的数据,并回传给PC(The debugging assistant sends data (HEX) to MINI board through PC serial port, displays the received data in the digital tube and sends it back to PC)
- 2018-11-15 22:36:21下载
- 积分:1
-
Verilog--image-sample
基于Verilog的图像采集、处理和存储程序,初学者参考,高手绕道。(Verilog-based image acquisition, processing and storage procedures, beginners reference, master bypass.)
- 2021-04-16 11:48:54下载
- 积分:1
-
串口中断_niosII.rar
解压密码:www.21control.com
串口中断_niosII.rar
解压密码:www.21control.com
- 2023-01-05 21:10:04下载
- 积分:1
-
clock
数字系统设计报告,多功能电子钟,显示年月日星期时分秒,及校时等功能(Digital system design report, multi-functional electronic bell, show date when the minutes and seconds a week, and school functions when)
- 2009-01-02 16:36:29下载
- 积分:1