登录
首页 » VHDL » Altera USB声卡

Altera USB声卡

于 2022-04-29 发布 文件大小:1.57 MB
0 146
下载积分: 2 下载次数: 1

代码说明:

altera usb 下载线DIY完全资料-altera usb blaster

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • clkdiv
    基于Verilog的FPGA时钟分频程序(FPGA clock frequency division program based on Verilog)
    2018-06-10 17:08:57下载
    积分:1
  • EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...
    EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.
    2022-10-28 17:25:03下载
    积分:1
  • FPGA
    基于FPGA实现的一种新型数字锁相环-FPGA-based realization of a new type of digital phase-locked loop
    2023-01-20 11:30:04下载
    积分:1
  • Verilog ADPLL文件与测试
    verilog ADPLL file with testbench
    2022-04-18 06:08:09下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • verilog_show10
    基于VHDL编写的10进制显示输出,基于16进制的10进制控制,适合初学者(VHDL-based display output written in decimal, hexadecimal, 10 hexadecimal-based control, suitable for beginners)
    2011-11-21 14:29:56下载
    积分:1
  • Xilinx_FPGA_FFT_Application_Note
    Xilinx FPGA中FFT IP核的使用笔记,内部有FFT硬核的端口说明和具体设置以及源代码,对于数字信号处理研究人员,能图像处理、雷达成像、实时通信开发人员较多的开发时间!(Xilinx FPGA in the FFT IP core using a laptop internal hard core of the FFT port description and specific settings as well as the source code for digital signal processing, image processing, radar imaging, real-time communications developers more development time!)
    2013-04-23 09:34:31下载
    积分:1
  • air
    空调温控电路有限状态自动机, 有TEMP_HIGH和TEMP_LOW 分别与传感器相连用语检测室内温度.-air-conditioning temperature control circuit finite state automaton, and TEMP_LOW TEMP_HIGH with sensors connected to the indoor temperature detection terminology.
    2022-04-25 13:00:13下载
    积分:1
  • JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。
    JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。-JPEG image compression standard works of VHDL realize that the document includes an image.
    2022-02-24 18:44:31下载
    积分:1
  • DDS_DAC_Output
    本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
    2019-05-06 10:05:10下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载