登录
首页 » VHDL » 一个有关于UART开发的自己的一个VHDL代码

一个有关于UART开发的自己的一个VHDL代码

于 2023-03-01 发布 文件大小:4.20 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

一个有关于UART开发的自己的一个VHDL代码-A UART has developed its own about a VHDL code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rs-decoder-make-byvhdl
    - RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
    2021-04-28 15:58:44下载
    积分:1
  • DVI_LED
    基于DVI协议动态全彩LED大屏幕发送卡设计与实现,成本比较低,效果很好,可以实现高清视频(Dynamic full-color LED large screen based on the DVI protocol send a card design and relatively low cost, good effect, and can achieve high-definition video)
    2012-08-03 13:08:44下载
    积分:1
  • 基于VHDL的抢答器程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用
    基于VHDL的抢答器程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-Answer Based on the VHDL program, including complete source code, locking pin, as well as download files documents can be directly downloaded using
    2022-01-23 10:40:11下载
    积分:1
  • ad0809
    adc0809 转换,verilog代码(adc0809 conversion, verilog code)
    2020-12-21 11:09:08下载
    积分:1
  • systolic
    脉动乘法器:一个GF(2m)域上的Digit-Serial 脉动结构(Systolic)的乘法器(Pulse Multiplier: a GF (2m) domain on the Digit-Serial pulsation structure (Systolic) the multiplier)
    2020-11-13 10:39:43下载
    积分:1
  • VHDL basic arithmetic library, a very handy! !
    VHDL的基本数学运算库,非常好用-VHDL basic arithmetic library, a very handy! !
    2023-01-24 20:00:03下载
    积分:1
  • Blazing-Fiber-grating
    闪耀光栅 有带阻滤波器作用的闪耀光纤光栅,反射角度可以控制(Blazed grating)
    2021-03-27 09:19:12下载
    积分:1
  • traffic 2
    说明:  实现主干道交通灯显示,以状态机程序实现,并用数码管进行红绿灯倒计时的显示,内置计数模块,交通灯控制模块,数码管显示模块,并对各模块用电路图的方式进行连接。对于学习VHDL语言有所帮助。(The main road traffic light display is realized by the state machine program, and the digital tube is used to display the traffic light countdown. The counting module, the traffic light control module and the digital tube display module are built in, and each module is connected by the circuit diagram. It is helpful for learning VHDL.)
    2020-06-25 19:55:12下载
    积分:1
  • counter-with-T_FF
    This is counter with T_FF.
    2016-03-26 16:36:05下载
    积分:1
  • Project7_5
    说明:  基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载