-
基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!
基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!-xinlinx and they simply based on the small game and ideally the VHDL process, and I hope to help you!
- 2022-03-13 03:44:13下载
- 积分:1
-
coubter_key
ISE环境下Verilog编程实现机械按键去抖(ISE Verilog programming environment under mechanical debounces)
- 2015-12-13 12:52:42下载
- 积分:1
-
i2c
说明: I2C完整代码,可综合,可仿真,已经过验证(I2C code can been syn and simulation ,veritify)
- 2021-02-26 13:11:46下载
- 积分:1
-
PCI9052
用verilog语言编译的pci协议实现,而且有具体的电路图(Compiled with the verilog language pci protocol implementation, but also the specific circuit)
- 2010-01-06 19:17:39下载
- 积分:1
-
Hoang_ha_PIC18_for_proteus.2
library of protues aaaaaaaa
- 2013-11-12 12:00:40下载
- 积分:1
-
DC motor controller is excellent VHDL source code can be sown in simulation tool...
直流电机控制器,属于精品vhdl源码,可在eda仿真工具上仿真实现-DC motor controller is excellent VHDL source code can be sown in simulation tools Simulation
- 2022-09-13 06:40:03下载
- 积分:1
-
ZedBoardyuanlitu
zedboard原理图详细,PCB板焊接方便,每个接口表明清楚。(Zedboard schematic in detail, PCB board welding is convenient, each interface that clearly.)
- 2017-01-03 20:07:20下载
- 积分:1
-
ethernet_loopback
通过FPGA驱动千兆以太网口,完成SPARTAN6上的UDP数据包闭环测试,即通过网口发送数据包到FPGA,FPGA内部将接收到的数据返回到PC机,建议测试之前添加ARP静态绑定,FGPA内部的IP以及MAC地址在ROM里的COE文档里可以看到,发送端添加了CRC以及整体CHECKSUM的计算(Driven by FPGA Gigabit Ethernet port, UDP SPARTAN6 data packet on the closed loop test, through the network to send data packets to FPGA, FPGA will receive the data back to the PC, the proposed test before adding ARP static binding, FGPA internal IP and MAC address in the COE document in the ROM where you can see, the sender adds CRC and CHECKSUM integral calculation)
- 2017-11-20 10:21:38下载
- 积分:1
-
eda技术与vhdl课件,很经典的学习课件
eda技术与vhdl课件,很经典的学习课件-VHDL EDA technology and courseware, it is a classic learning courseware
- 2022-05-18 23:44:31下载
- 积分:1
-
5_ADC_Lab
基于altera公司MAX10型FPGA的ADC调试程序(ADC-based debugger altera company MAX 10 type of FPGA)
- 2015-11-18 10:56:16下载
- 积分:1