登录
首页 » VHDL » Data Encryption Standard or DES

Data Encryption Standard or DES

于 2022-04-28 发布 文件大小:3.15 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

加密已经成为我们生活的一部分,我们

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Vhdl_Programming_Example
    vhdl编程语言电子书,英文的,有很多例子(VHDL programming language e-books, in English, there are many examples of)
    2009-01-16 20:59:00下载
    积分:1
  • hssdrc IP核的可配置的通用SDRAM控制器的自适应银行…
    HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
    2022-09-20 22:10:03下载
    积分:1
  • DualPortRAM
    此程序是Verilog HDL语言读写RAM的程序希望大家有用(This is Verilog HDL Promang)
    2020-10-29 21:19:57下载
    积分:1
  • 电子闹钟:基于fpga的电子闹钟设计,采用模块化方式
    电子闹钟:基于fpga的电子闹钟设计,采用模块化方式-Electronic alarm: FPGA-based electronic alarm clock design, modular approach
    2022-02-06 03:24:59下载
    积分:1
  • awgn511
    关于5-11APSK在高斯信道中的误码率分析仿真程序,对具体调制方式及解码方式都有详细的过程(About 5-11APSK in Gaussian channel bit error rate analysis simulation program, has a detailed specific modulation and decoding process)
    2013-03-31 21:56:28下载
    积分:1
  • VHDLquartusmodelsim
    内容有VHDL语法总结及相应的实例应用,每个程序我都亲自试过,特别适合初学VHDL的同学们。常用的程序有 设计一个M序列发生器,M序列为“11110101”、 设计一个彩灯控制器,彩灯共有16个,每次顺序点亮相邻的四个彩灯,如此循环执行,循环的方向可以控制。设计一个跑马灯控制器。一共有8个彩灯,编号为LED0~LED7,点亮方式为:先从左往右顺序点亮,然后从右往左,如此循环往复等等。这些都是我在考试前熬夜总结的,很有用。如果配合开发板用的话,那就更好了 ( VHDL syntax summary content and the appropriate application instance, every program I have personally tried, especially for students of beginner VHDL. Common program has designed a sequence generator M, the M series is 11110101 , a lantern controller design, a total of 16 lights, each sequence of four adjacent lights lit, so the cycle execution cycle direction can be controlled. Marquee design a controller. A total of eight lights, numbered LED0 ~ LED7, the lighting way: first left to right order of light, and then right to left, so the cycle and so on. These are all I stay up all night before the exam summary, very useful. When combined with the development board, then so much the better )
    2016-05-15 14:51:51下载
    积分:1
  • LCD例程 altera官方Verilog代码 详尽简单实用
    LCD例程 altera官方Verilog代码 详尽简单实用-LCD routines altera official Verilog code is simple and practical details
    2022-09-20 01:40:03下载
    积分:1
  • 128点 基8 FFT
    使用Verilog语言对128点 基8FFT的实现(Implementation of 128-point basis 8FFT)
    2018-11-29 14:39:32下载
    积分:1
  • FPGA的设计流程手册
    FPGA设计流程指南 介绍基本的设计方法-FPGA Design Process Manual
    2022-08-14 04:24:11下载
    积分:1
  • m_ca7
    verilog编写的基于CA算法的m序列发生器,其中验证了多种CA系数来实现m序列。(CA-based algorithm written in verilog m-sequence generator, which verify the CA factor to achieve a variety of m-sequence.)
    2011-10-26 14:33:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载