登录
首页 » VHDL » 4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率....

4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率....

于 2022-04-20 发布 文件大小:878.00 B
0 165
下载积分: 2 下载次数: 1

代码说明:

4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率.-4-channel 12-bit AD chip AD7862 control module, VHDL source code, suitable for single conversion sampling, 250K sampling rate.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 3input_xor
    用Hspice实现一个三输入异或门,并分析其功耗和延时。(A three input XOR gate is implemented by Hspice, and its power consumption and delay are analyzed.)
    2018-06-12 11:06:45下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • Gen_Opto_Simplis
    Simetrix搭建的一个光传输仿真工程,很好的学习参考。(Simetrix built an optical transmission simulation project, a good reference for learning.)
    2018-09-15 00:22:03下载
    积分:1
  • uart_slip
    说明:  实现串口通讯以及SLIP协议传输数据,增加了特殊字符的转义(Realization of Serial Communication and SLIP Protocol)
    2021-01-19 18:58:41下载
    积分:1
  • verilog 比较基础的教程 呵呵 新手学习学习啊 大家有资料工乡
    verilog 比较基础的教程 呵呵 新手学习学习啊 大家有资料工乡-basis of comparison of the tutorial Verilog Ha ha ah novice learn Rural U.S. Data Works
    2023-08-29 03:10:03下载
    积分:1
  • AVQR
    单相的主动式电压质量控制器 对电压跌落进行了补偿(single-phase AVQR for power quility improvement)
    2012-10-29 15:52:24下载
    积分:1
  • 交织和解交织模块,采用矩阵交织方式,且有两套并行存储器,可以实现连续数据流操作,不会有数据滞留和丢失...
    交织和解交织模块,采用矩阵交织方式,且有两套并行存储器,可以实现连续数据流操作,不会有数据滞留和丢失-Intertwined intertwined reconciliation module, interwoven matrix approach, and has two sets of parallel memory, you can realize continuous data stream operations, will not have data retention and loss
    2022-01-30 11:03:35下载
    积分:1
  • Altera Corporation for DE2 development board of the TV demonstration
    用于Altera公司DE2开发板的TV demonstration-Altera Corporation for DE2 development board of the TV demonstration
    2022-03-26 12:20:58下载
    积分:1
  • xapp774
    基于tus5000评估板的VHDL源代码,用于超声波检测,xinlinx提供的(Based on the VHDL source code tus5000 uation board, used in ultrasonic testing, xinlinx provide)
    2021-02-07 11:39:55下载
    积分:1
  • sqrt_pipeline
    Matlab - to hdl code for square root
    2020-06-17 12:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载