登录
首页 » VHDL » VGA count, PSW2 inverse control is counting? Reduced count, pop

VGA count, PSW2 inverse control is counting? Reduced count, pop

于 2022-04-17 发布 文件大小:2.59 kB
0 153
下载积分: 2 下载次数: 1

代码说明:

VGA计数,PSW2控制正逆计数,按下递减计数,弹起正向计数。利用VGA作为输出设备,显示计数值。-VGA count, PSW2 inverse control is counting? Reduced count, pop-up being counted. The use of VGA as the output equipment, revealed count.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • src
    Crossroad traffic lights with visualization in tcl/tk and verilog code
    2010-07-22 03:43:55下载
    积分:1
  • Verilog_HDLjiaocheng
    Verilog HDL教程 什么是Verilog HDL? Verilog HDL 硬件描述语言(What is a Verilog HDL tutorials Verilog HDL? Verilog HDL hardware description language)
    2009-06-15 21:44:11下载
    积分:1
  • mips3
    Modelsim+DC开发的4级流水线结构的MIPS CPU(mips 4level cpu)
    2020-08-08 11:18:30下载
    积分:1
  • modelsim的使用如何操作使用和安装如何安装
    ModelSim的使用如何操作和使用以及安装如何安装
    2023-08-09 04:45:02下载
    积分:1
  • 16ChannelDeserializer
    LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • This document gives the code for programming a CC2500 transceiver using Altera S...
    This document gives the code for programming a CC2500 transceiver using Altera Stratix FPGA. The FPGA and CC2500 are connected through SPI mode with the FPGA as the master and CC2500 as the slave.
    2022-02-26 15:59:21下载
    积分:1
  • XILINX平台DDR3设计教程
    从零开始的Xilinx DDR3 控制程序编写教程,利用MIS IP核通过自编逻辑实现对DDR3的读写,强烈推荐(This is a zero to start Xilinx DDR3 control program written tutorial, the use of MIS IP kernel through the self compiled logic to achieve DDR3 reading and writing, strongly recommended.)
    2018-06-05 21:28:45下载
    积分:1
  • 3。这个核心的分配必须是免费的。充电
    3. Distribution of this core must be free of charge. Charging is -- allowed only for value added services. Value added services -- would include copying fees, modifications, customizations, and -- inclusion in other products.-3. Distribution of this core must be free of charge. Charging is-- allowed only for value added services. Value added services-- would include copying fees, modifications, customizations, and-- inclusion in other products.
    2022-01-31 13:42:46下载
    积分:1
  • 同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发...
    同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零 -synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
    2023-05-29 03:45:03下载
    积分:1
  • In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Ver...
    在Altera芯片2C35F672平台上的FFT程序,采用DSPBuilder5.0,生成Verilog文件。开发环境:QuartusII5.0。-In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Verilog file. Development Environment: QuartusII5.0.
    2022-03-16 05:08:13下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载