-
cordic_verilog
cordic算法的verilog 语言实现,注释详细,资料齐全,实现了cordic算法的各个功能,可以计算正余弦(cordic algorithm verilog language, detailed notes, and complete information)
- 2020-06-29 16:20:02下载
- 积分:1
-
FPGA实现CAN总线控制器源码
说明: 参照can芯片 saj1000控制器结构,写的can控制器(According to the structure of can chip saj1000 controller, the CAN controller is written)
- 2021-01-19 21:38:41下载
- 积分:1
-
关于寄存器重命名register reallocation,VHDL
关于寄存器重命名register reallocation,VHDL-Register on rename register reallocation, VHDL
- 2022-02-09 20:31:31下载
- 积分:1
-
jiaotongdeng
交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
- 2013-08-25 10:02:34下载
- 积分:1
-
CPU_Verilog
此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
- 2017-07-06 19:45:33下载
- 积分:1
-
mc8051 a good learning materials in absolute authority of the official website
mc8051 很好的学习资料 官网的绝对权威-mc8051 a good learning materials in absolute authority of the official website
- 2022-09-20 10:05:03下载
- 积分:1
-
MATLABwaveanalysis
小波分析wave analysiswave analysiswave analysis(wave analysiswave analysis)
- 2009-12-16 10:56:09下载
- 积分:1
-
FM
说明: 使用Verilog HDL ,FM调制信号。(Using Verilog, HDL, and FM modulation signals.)
- 2017-10-09 22:35:11下载
- 积分:1
-
CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển)
CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển)
Với bài này tôi sử dụng một nút nhất để một nút nhấn đế bắt đầu đếm dữ liệu 将重置。
- 2022-07-25 16:14:59下载
- 积分:1
-
FPGA.Implementations.of.Neural.Networks
FPGA神经网络设计(影印本),全英文,很有用(FPGA neural network design (photocopies), all in English, very useful)
- 2008-05-21 21:14:28下载
- 积分:1