登录
首页 » VHDL » done, would not have introduced the document on the bar, IEEE1364 standard (open...

done, would not have introduced the document on the bar, IEEE1364 standard (open...

于 2022-03-25 发布 文件大小:1.36 MB
0 169
下载积分: 2 下载次数: 1

代码说明:

做EDA的,就不用介绍这个文件了吧,IEEE1364标准(开放)。-done, would not have introduced the document on the bar, IEEE1364 standard (open).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 乘法器的vhdl语言描述.本人调试已经通过
    乘法器的vhdl语言描述.本人调试已经通过-Multiplier described in VHDL language. I have been through the debugging
    2022-03-03 17:59:17下载
    积分:1
  • CNTRTEST3_7tx_rx_0422
    在ISE12.4与TMS320F2812的XINTF接口,实现数据收发(In ISE12.4 TMS320F2812 the XINTF, data transceiver)
    2021-01-08 10:48:51下载
    积分:1
  • FFT_Module
    接收机数字部分FFT模块的代码 包括verilog代码、 matlab仿真、 word文档 testbench 实现FFT(The code of the digital part FFT module of the receiver Including Verilog, matlab simulation, testbench Implementation of FFT)
    2020-11-18 20:49:38下载
    积分:1
  • DAC_VHDL
    DAC VHDL code using SPI method
    2016-11-09 19:53:01下载
    积分:1
  • CORDIC的资源
    说明:  NCO生成原理接介绍、CORDIC算法原理介绍以及MATLAB与Verilog语言实现(Introduction to NCO generation principle)
    2020-01-03 13:57:22下载
    积分:1
  • mux
    说明:  wallance树实现8*8无符号数的相乘(Multiplication of 8 * 8 unsigned numbers by Wallace tree)
    2020-06-04 15:03:39下载
    积分:1
  • VGA_DE2_6V
    VGA显示彩条DE2_70开发板 验证过的(VGA display color bar DE2_70 development board validated)
    2014-01-07 15:52:09下载
    积分:1
  • inv_matrix
    矩阵求逆模块硬件实现,用verilog语言,基于ISE开发环境(implement of inverse matrix)
    2021-03-24 10:19:14下载
    积分:1
  • decoder_38
    这是基于Quartus2 开发环境和verilog hdl语言写的38译码器(This is based development environment and Quartus2 verilog hdl language used to write decoder 38)
    2013-08-04 09:53:07下载
    积分:1
  • 一个8位CISC结构的精简CPU,2还提供了编译器
    一个8位CISC结构的精简CPU,2还提供了编译器-an eight streamline the structure of the CISC CPU, the two also provided compiler
    2022-02-28 11:37:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载