登录
首页 » VHDL » Combination of shots, quartus2 with the ModelSim FBI put together a detailed ste...

Combination of shots, quartus2 with the ModelSim FBI put together a detailed ste...

于 2022-03-22 发布 文件大小:202.10 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

结合截图,quartus2与ModelSim的联调的详细操作步凑,使初学者迅速上手-Combination of shots, quartus2 with the ModelSim FBI put together a detailed step-by-step operation, so that beginners get started quickly

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • eBook_Verilog_HDL--Guide_to_Digital_Design_Synthes
    说明:  对于有经验的用户和新用户写的,这本书给您的Verilog HDL的广泛报道。该书强调了实际设计和验证的角度,而不是只注重Verilog的语言方面。(Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. )
    2010-04-15 01:27:30下载
    积分:1
  • i2sound_volume_control
    通过代码控制音频编/解码硬件芯片WM8731, 通过按键控制音频输出的音量(Audio codec hardware chip WM8731 is controlled by code, and audio output volume is controlled by keys.)
    2018-11-27 14:39:51下载
    积分:1
  • CORDIC算法的硬件实现 用的verilog语言
    CORDIC算法的硬件实现 用的verilog语言-CORDIC algorithm Hardware Implementation of the Verilog language
    2022-02-01 05:03:35下载
    积分:1
  • bingchuan
    说明:  简单的vhdl的四位并串转换程序,可以实现数据的并串转换(Simple vhdl string of four and the conversion process, can convert the data and the string)
    2011-04-02 12:16:35下载
    积分:1
  • CNT60
    六十进制计数器,显示0到60.可以用数码管显示。(Six decimal counter 0-60 can use the digital display.)
    2012-10-17 19:32:56下载
    积分:1
  • AD9764
    一个AD9764的基于FPGA的驱动,希望对有需要的朋友有所帮助(An AD9764 FPGA-based drive, we want to help a friend in need)
    2013-09-05 01:48:57下载
    积分:1
  • VHDL呼吸灯程序,VHDL学习例程
    本代码绝对真实可靠,VHDL语言写的FPGA呼吸灯。大家可以参考学习,对于VHDL入门还是很有帮助的。库 ieee ; 使用 ieee.std_logic_1164.all ; 使用 ieee.std_logic_arith.all ; 使用 ieee.std_logic_unsigned.all ;已通过编译,已实现呼吸灯功能。 
    2022-01-28 14:25:55下载
    积分:1
  • Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考....
    Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.-Clock_Dithering_Verilog this is a Clock u_dither, everybody want to make Verilog-jitter can refer to.
    2022-12-08 19:40:03下载
    积分:1
  • performance with rayleigh
    matlab bpsk with rayleigh performance expirement
    2020-06-24 21:40:01下载
    积分:1
  • OFDM系统中的相位跟踪模块(Phase_Tracking)的FPGA实现
    OFDM系统中的相位跟踪模块(Phase_Tracking)的FPGA实现-Phase_Tracking in OFDM sysytems
    2022-10-06 04:25:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载