登录
首页 » VHDL » 图书馆的IEEE

图书馆的IEEE

于 2022-03-24 发布 文件大小:1,000.00 B
0 183
下载积分: 2 下载次数: 1

代码说明:

LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL USE IEEE.STD_LOGIC_ARITH.ALL USE IEEE.STD_LOGIC_UNSIGNED.ALL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • An_enhanced_security_measures_DSP
    通过总结当前对处理器架构的安全性能的处理方法,提出一种增强DSP处理器安全性能的方法。主要从并行性方面进行了改进。最后对改进的方法进行了仿真和结果分析。(By summing up the current security architecture of the processor performance approach, a DSP processor to enhance the safety performance of the method. Mainly from the aspects of parallelism to improve. Finally, improved methods and results of simulation analysis.)
    2009-03-30 11:18:09下载
    积分:1
  • QAM发生仿真
    在Qaurtus环境下用Verilog输入实现64QAM信号的发生,用MATLAB协助验证,观察了PN序列对应的星座图。(Simulating generation of 64QAM RF Signal in Quartus II IDE,identified with MATLAB,constellation gram displayed.)
    2021-03-02 23:39:33下载
    积分:1
  • 为验证系统的Verilog设计
    System Verilog for design verification
    2022-02-11 21:30:00下载
    积分:1
  • 大唐电信的FPGA设计经验,内部资料,详细完整,很有参考价值...
    大唐电信的FPGA设计经验,内部资料,详细完整,很有参考价值-Datang Telecom
    2022-03-04 13:47:05下载
    积分:1
  • CY7C63723
    CY7C63723 功能及其引脚描述,外围电路和仿真数据(The CY7C637 is an 8-bit RISC OTP microcontroller.)
    2009-07-13 14:30:05下载
    积分:1
  • DWT-VHDL
    小波变换的VHDL代码,内带正变换逆变换的测试文件。(Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.)
    2010-05-14 20:37:27下载
    积分:1
  • xilinx_usb_drivers_win10_x64
    说明:  win10的xilinx usb驱动,较新版本(Xilinx USB driver for win10, newer version)
    2021-03-11 17:09:26下载
    积分:1
  • ethernet_loopback
    通过FPGA驱动千兆以太网口,完成SPARTAN6上的UDP数据包闭环测试,即通过网口发送数据包到FPGA,FPGA内部将接收到的数据返回到PC机,建议测试之前添加ARP静态绑定,FGPA内部的IP以及MAC地址在ROM里的COE文档里可以看到,发送端添加了CRC以及整体CHECKSUM的计算(Driven by FPGA Gigabit Ethernet port, UDP SPARTAN6 data packet on the closed loop test, through the network to send data packets to FPGA, FPGA will receive the data back to the PC, the proposed test before adding ARP static binding, FGPA internal IP and MAC address in the COE document in the ROM where you can see, the sender adds CRC and CHECKSUM integral calculation)
    2017-11-20 10:21:38下载
    积分:1
  • HDB3-encoderauncoder
    HDB3编码器与解码器,以及RTL图,使用Verilog HDL实现(HDB3 encoder and decoder, and RTL diagram, use Verilog HDL to implement)
    2014-12-14 13:17:26下载
    积分:1
  • ad0809
    adc0809 转换,verilog代码(adc0809 conversion, verilog code)
    2020-12-21 11:09:08下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载