登录
首页 » VHDL » this project is based on jk and t flip flop using vhdl.this is the 100 correct...

this project is based on jk and t flip flop using vhdl.this is the 100 correct...

于 2022-03-24 发布 文件大小:80.67 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. -this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA和DSP EMIFA口接口程序。在两FPGA分布
    FPGA与DSP的EMIFA口接口程序.在FPGA内分配了两块双BUFFER与DSP进行通信.-FPGA and DSP EMIFA mouth interface program. The FPGA distribution within the two-SUBJECT ER and DSP communication.
    2023-01-25 08:30:04下载
    积分:1
  • 一位LED显示的VHDL程序,挺简单的,买的开发板里面带的
    一位LED显示的VHDL程序,挺简单的,买的开发板里面带的-An LED display of the VHDL program, quite simply, to buy development board inside the zone
    2023-07-18 00:45:02下载
    积分:1
  • Vending machines, coin
    自动售货机,投币自动售货 MaxplusII下运行-Vending machines, coin-operated automatic vending MaxplusII run
    2022-07-07 06:56:04下载
    积分:1
  • VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现...
    VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现-VHDL electronic Responder realized. A number of documents, the main controls are using maps the bank. The remaining modules using VHDL
    2022-03-14 00:36:42下载
    积分:1
  • vhdl
    说明:  学习vhdl硬件描述语言的一些例子的原代码(VHDL hardware description language to learn some examples of the original code)
    2008-11-11 20:45:37下载
    积分:1
  • altremote_update_cyclone5
    altera remote updata cyclone5 平台例程,无nios核版本(altera remote updata cyclone5 platform routine do not use nios)
    2021-04-23 17:38:47下载
    积分:1
  • fpga0023202323
    FPGA时序分析说明。对于高速时钟设计中的时序分析与约束有帮助(FPGA,TIME)
    2010-11-01 15:49:34下载
    积分:1
  • Verilog_HDLjiaocheng
    Verilog HDL教程 什么是Verilog HDL? Verilog HDL 硬件描述语言(What is a Verilog HDL tutorials Verilog HDL? Verilog HDL hardware description language)
    2009-06-15 21:44:11下载
    积分:1
  • VHDL 乘法器 源代码,很好的VHDL 入门学习例程序
    VHDL 乘法器 源代码,很好的VHDL 入门学习例程序-Multiplier VHDL source code, a good learning example VHDL entry procedures
    2022-05-23 18:46:06下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载