登录
首页 » VHDL » this project is based on jk and t flip flop using vhdl.this is the 100 correct...

this project is based on jk and t flip flop using vhdl.this is the 100 correct...

于 2022-03-24 发布 文件大小:80.67 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. -this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A4_Oscilloscope_Top
    说明:  数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • alu3
    用verilog语言编写,一个8-bit ALU,可以完成按字节的+、-和与、或、非操作(Using Verilog language, an 8-bit ALU, to be completed by byte+,- And, or, non-operating)
    2008-05-12 12:48:49下载
    积分:1
  • This code that genetes a square, sawtooth and a triangular waveform. It is usefu...
    This code that genetes a square, sawtooth and a triangular waveform. It is useful for designing a function generator in VHDL.
    2022-07-04 20:04:24下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • StepMotor_CurrentLoop
    说明:  实现二项混合式步进电机的驱动,和步进电机的细分程序。(The driving of binomial hybrid stepper motor and the subdivision program of stepper motor are realized.)
    2020-06-21 02:20:01下载
    积分:1
  • dds32_1
    说明:  频率合成器实例模块设计。频率分辨率为32位DDS的VHDL程序(Frequency synthesizer module design example. 32-bit DDS frequency resolution of the VHDL program)
    2011-04-14 13:45:22下载
    积分:1
  • 用VHDL语言来实现一个电子时钟,可以调时间。小时,分,秒。可以下载到实验箱来运行验证。...
    用VHDL语言来实现一个电子时钟,可以调时间。小时,分,秒。可以下载到实验箱来运行验证。-use VHDL to achieve an electronic clock, the time can be set aside. Hours, minutes and seconds. Experiments can be downloaded to the box to run test.
    2022-07-21 04:12:49下载
    积分:1
  • S05_example_Network
    vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • counter2
    spartan-3e fpga vhdl 实现的计数器 记满后点亮小灯(spartan-3e fpga vhdl counter to light led)
    2012-04-23 16:38:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载