网站首页

这个程序可以帮助转换成BCD码excess3代码，完美…

于 2022-03-16 发布文件大小:275.82 kB

 0  166

下载积分: 2 下载次数: 1

我要下载

代码说明：

this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

modulationshaped
基带数字信号通过成形滤波（选用升余弦滚降函数）然后进行载波调制(Base-band digital signal through the shaping filter (raised cosine roll-off optional function) and then proceed to carrier modulation)

2007-10-31 15:27:18下载

积分：1
最后64点FFT
最终FFT 64点使用定点。

2022-01-22 00:00:34下载

积分：1
20190717 - Copy
this describes building spi block on verilog hdl and programming them on an fpga device

2020-06-21 21:40:02下载

积分：1
fpga1
说明：基于EasyFPGA030的直流电机控制电路设计和四位数字密码锁。(DC Motor Control Based on EasyFPGA030 circuit design and four-digit combination lock.)

2010-05-03 20:20:42下载

积分：1
Verilog prepared using USB download cable program realize USB protocol and JTAG...
用verilog编写的USB下载线程序实现USB协议和JTAG接口的数据转换实现状态机-Verilog prepared using USB download cable program realize USB protocol and JTAG interface to achieve data conversion state machine

2022-01-26 07:07:00下载

积分：1
SystemVerilog_For_Design_Springer_2nd_Ed_2006
SystemVerilog For Design (Springer-2nd_Ed-2006)

2009-10-08 02:57:28下载

积分：1
VESA Timing
VESA CVT视频参数计算器，输入分辨率和刷新率即可得到需要参数。(VGA Timing Calculator)

2020-12-23 14:29:07下载

积分：1
Gen_Opto_Simplis
Simetrix搭建的一个光传输仿真工程，很好的学习参考。(Simetrix built an optical transmission simulation project, a good reference for learning.)

2018-09-15 00:22:03下载

积分：1
TLC1620
基于FPGA的Verilog语言实现的六十进制计数器(FPGA-based Verilog language implementation of six decimal counter)

2015-04-23 16:23:15下载

积分：1
lvds_ctr_top
说明：用verilog编写的LVDS接口驱动程序，采用IOSERDES技术实现，经过Spartan6 FPGA调试验证，有完整的工程。(The LVDS interface driver written in verilog is implemented using IOSERDES technology. After Spartan6 FPGA debugging and verification, there is a complete project.)

2020-03-16 10:29:10下载

积分：1

696516资源总数
106914会员总数
0今日下载

这个程序可以帮助转换成BCD码excess3代码，完美…

0 个回复

热门标签

热门下载