登录
首页 » VHDL » 这个程序可以帮助转换成BCD码excess3代码,完美…

这个程序可以帮助转换成BCD码excess3代码,完美…

于 2022-03-16 发布 文件大小:275.82 kB
0 161
下载积分: 2 下载次数: 1

代码说明:

this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 非常好的SDRAM Controller 设计文档。工程必备
    非常好的SDRAM Controller 设计文档。工程必备-SDRAM Controller Design of a very good document. Works required
    2023-08-30 16:25:04下载
    积分:1
  • 输入正确密码显示绿灯亮 错误时红灯亮并发出警报 运行环境为matplaux 2...
    输入正确密码显示绿灯亮 错误时红灯亮并发出警报 运行环境为matplaux 2-a afdg jhg dfgh r fbnrfer
    2023-02-24 12:15:03下载
    积分:1
  • FPGA实现数字跑表
    自己完成的项目,成功用vhdl语言实现数字跑表,可存储。
    2022-05-17 20:34:58下载
    积分:1
  • spi_dac_ad7394_ad7395.v
    Verilog code of SPI configurator for DAC AD7394 and AD7395
    2014-09-11 21:58:15下载
    积分:1
  • newlin-pwm
    VHDL 源码模块,可以实现最经典原PWM,可以用于电源,电机的控制()
    2020-11-26 10:09:31下载
    积分:1
  • Farrow
    说明:  matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似。(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2021-03-28 22:29:11下载
    积分:1
  • Verilog
    verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
    2013-08-14 09:21:43下载
    积分:1
  • cmsdk_apb_timer
    说明:  关于计时器 verilog语言,采用arm架构的m3,可以直接应用于soc(About timer verilog language, USES the arm architecture of m3, can be directly applied to soc)
    2021-04-26 12:38:45下载
    积分:1
  • ZEDBOARD
    说明:  ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)
    2021-03-23 21:19:15下载
    积分:1
  • d ,t flip flop
    该程序是在d,t,jk触发器上用vhdl语言编写的
    2022-08-23 17:17:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载