登录
首页 » VHDL » 这个程序可以帮助转换成BCD码excess3代码,完美…

这个程序可以帮助转换成BCD码excess3代码,完美…

于 2022-03-16 发布 文件大小:275.82 kB
0 154
下载积分: 2 下载次数: 1

代码说明:

this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • m_xulie
    在quaritusII的开发环境下,verilog语言编写的m序列发生器代码,这种算法简短而有效,非常实用。(In quaritusII development environment, verilog language of m sequence generator code, this algorithm brief but effective, very practical.)
    2013-09-26 11:30:47下载
    积分:1
  • EDA_C2262
    Quartus_II_9.0破解器有明确的破解Quartus_II_9.0的步骤(Quartus_II_9. 0 cracked the clear cracked Quartus_II_9. 0 steps)
    2011-11-07 21:31:47下载
    积分:1
  • CCD
    本设计主要用来进行图像采集处理,通过摄像头采集图像信息,经过插值算法后存储到外部SDRAM,然后读取图像数据,进行边缘滤波处理后经VGA输出到屏幕上。(This design is mainly used for image acquisition and processing,through the camera capture image information,after interpolation to the external memory after the SDRAM,and then read the image data processed by the edge filter VGA output to the screen.)
    2021-05-14 18:30:03下载
    积分:1
  • verilog-2-1-4
    卷积码(2,1,4)编解码的FPGA实现(Convolution code (2,1,4) decoding the FPGA implementation)
    2020-12-27 21:09:02下载
    积分:1
  • DE2_PS2_Debug
    这是altera公司的DE2-35开发板下的一个PS2键盘的源程序代码工程,包括PS2驱动等模块有需要的人,可以下载(Altera DE2-35 development board of the company, the source code of a PS2 keyboard works, including the the PS2 driver modules need, you can download)
    2012-10-19 20:55:20下载
    积分:1
  • N25Q128A13E_3V_MicronXIP_VG12.tar
    NOR FLASH CONTROLLER
    2018-03-04 06:47:17下载
    积分:1
  • 提高流水线乘法器的FPGA Karatsuba AES-GCM吞吐量
    应用背景在本文中,我们提出了流水线的吞吐量的AES-GCMkaratsuab人基于有限域乘法器。与我们提出的四级子二次有限域乘法器,Ghash功能不在GCM任何瓶颈硬件系统,无论三的AES实现哪一个提高吞吐量的AES-GCM流水线Karatsuba乘法器203(基于BlockRAM SubBytes,复合场SubBytes或基于LUT的SubBytes)。这个提出的AES-GCM芯达到31gbps和39gbps Virtex4吞吐量和Virtex5,分别。实验结果表明,一个单一的现代FPGA芯片能提供超过了认证的AES-GCM 30Gbps的吞吐量,具有高性能计算领域可编程器件的优点系统。关键技术在AES-GCM的两种主要成分(高级加密标准伽罗瓦计数器模式)是一个AES引擎和一个有限域乘法器GF(2128)在通用散列函数(GHash)。因为固有的计算反馈,系统性能通常由有限的基于FPGA实现的已知域乘法器的日期。在本文中,我们目前的吞吐量优化的AES-GCM 4级流水线基于FPGA的Karatsuba-Ofman算法的有限域乘法器。关键流水线乘法器的延时然后匹配的AES实现无论BLOCKRAM SubBytes,流水线复合场SubBytes或基于LUT的字节。AES-GCM吞吐量超过30Gbps上一个单一的Xilinx Virtex芯片。实验结果表明,我们实现迄今为止最有效的AES-GCM FPGA实现。
    2022-04-10 20:58:26下载
    积分:1
  • Fpga_control
    FPGA做机器人舵机控制系统,verilog(FPGA to do the robot servo control system, verilog)
    2020-10-26 18:09:59下载
    积分:1
  • LED blinker : LED1 blink every second, LED2 blink every minute
    与Xilinx spartan6评估委员会结合的小型项目示例。
    2023-02-03 21:50:03下载
    积分:1
  • telephone-cost-metering
    该程序用来实现电话计时以算取费用,比较简单(telephone cost metering verilog code)
    2013-11-03 19:45:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载